
**The Predictive Technology
Model in the Late Silicon
Era and Beyond**

The Predictive Technology Model in the Late Silicon Era and Beyond

Yu Cao

*Arizona State University, Tempe, AZ
Yu.Cao@asu.edu*

Asha Balijepalli

Global Foundries Inc., Sunnyvale, CA

Saurabh Sinha

Arizona State University, Tempe, AZ

Chi-Chao Wang

Arizona State University, Tempe, AZ

Wenping Wang

Vitesse Semiconductor Corp., Austin, TX

Wei Zhao

Qualcomm Inc., San Diego, CA

now

the essence of knowledge

Boston – Delft

Foundations and Trends[®] in Electronic Design Automation

Published, sold and distributed by:

now Publishers Inc.
PO Box 1024
Hanover, MA 02339
USA
Tel. +1-781-985-4510
www.nowpublishers.com
sales@nowpublishers.com

Outside North America:

now Publishers Inc.
PO Box 179
2600 AD Delft
The Netherlands
Tel. +31-6-51115274

The preferred citation for this publication is Y. Cao, A. Balijepalli, S. Sinha, C.-C. Wang, W. Wang and W. Zhao, The Predictive Technology Model in the Late Silicon Era and Beyond, Foundations and Trends[®] in Electronic Design Automation, vol 3, no 4, pp 305–401, 2008

ISBN: 978-1-60198-316-9

© 2010 Y. Cao, A. Balijepalli, S. Sinha, C.-C. Wang, W. Wang and W. Zhao

All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted in any form or by any means, mechanical, photocopying, recording or otherwise, without prior written permission of the publishers.

Photocopying. In the USA: This journal is registered at the Copyright Clearance Center, Inc., 222 Rosewood Drive, Danvers, MA 01923. Authorization to photocopy items for internal or personal use, or the internal or personal use of specific clients, is granted by now Publishers Inc for users registered with the Copyright Clearance Center (CCC). The 'services' for users can be found on the internet at: www.copyright.com

For those organizations that have been granted a photocopy license, a separate system of payment has been arranged. Authorization does not extend to other kinds of copying, such as that for general distribution, for advertising or promotional purposes, for creating new collective works, or for resale. In the rest of the world: Permission to photocopy must be obtained from the copyright owner. Please apply to now Publishers Inc., PO Box 1024, Hanover, MA 02339, USA; Tel. +1-781-871-0245; www.nowpublishers.com; sales@nowpublishers.com

now Publishers Inc. has an exclusive license to publish this material worldwide. Permission to use this content must be obtained from the copyright license holder. Please apply to now Publishers, PO Box 179, 2600 AD Delft, The Netherlands, www.nowpublishers.com; e-mail: sales@nowpublishers.com

**Foundations and Trends[®] in
Electronic Design Automation**

Volume 3 Issue 4, 2008

Editorial Board

Editor-in-Chief:

Sharad Malik

Department of Electrical Engineering

Princeton University

Princeton, NJ 08544

Editors

Robert K. Brayton (UC Berkeley)

Raul Camposano (Synopsys)

K.T. Tim Cheng (UC Santa Barbara)

Jason Cong (UCLA)

Masahiro Fujita (University of Tokyo)

Georges Gielen (KU Leuven)

Tom Henzinger (EPFL)

Andrew Kahng (UC San Diego)

Andreas Kuehlmann (Cadence Berkeley Labs)

Ralph Otten (TU Eindhoven)

Joel Phillips (Cadence Berkeley Labs)

Jonathan Rose (University of Toronto)

Rob Rutenbar (CMU)

Alberto Sangiovanni-Vincentelli (UC Berkeley)

Leon Stok (IBM Research)

Editorial Scope

Foundations and Trends[®] in Electronic Design Automation will publish survey and tutorial articles in the following topics:

- System Level Design
- Behavioral Synthesis
- Logic Design
- Verification
- Test
- Physical Design
- Circuit Level Design
- Reconfigurable Systems
- Analog Design

Information for Librarians

Foundations and Trends[®] in Electronic Design Automation, 2008, Volume 3, 4 issues. ISSN paper version 1551-3939. ISSN online version 1551-3947. Also available as a combined paper and online subscription.

Foundations and Trends[®] in
Electronic Design Automation
Vol. 3, No. 4 (2008) 305–401
© 2010 Y. Cao, A. Balijepalli, S. Sinha, C.-C. Wang,
W. Wang and W. Zhao
DOI: 10.1561/10000000012



The Predictive Technology Model in the Late Silicon Era and Beyond

Yu Cao¹, Asha Balijepalli², Saurabh Sinha³,
Chi-Chao Wang⁴, Wenping Wang⁵,
and Wei Zhao⁶

¹ School of ECEE, Arizona State University, Tempe, AZ 85287-5706,
Yu.Cao@asu.edu

² Global Foundries Inc., Sunnyvale, CA

³ School of ECEE, Arizona State University, Tempe, AZ 85287-5706

⁴ School of ECEE, Arizona State University, Tempe, AZ 85287-5706

⁵ Vitesse Semiconductor Corp., Austin, TX

⁶ Qualcomm Inc., San Diego, CA

Abstract

The aggressive scaling of CMOS technology has inevitably led to vastly increased power dissipation, process variability and reliability degradation, posing tremendous challenges to robust circuit design. To continue the success of integrated circuits, advanced design research must start in parallel with or even ahead of technology development. This new paradigm requires the Predictive Technology Model (PTM) for future technology generations, including nanoscale CMOS and post-silicon devices. This paper presents a comprehensive set of predictive modeling developments. Starting from the PTM of traditional CMOS devices, it extends to CMOS alternatives at the end of the silicon roadmap, such as

strained Si, high-k/metal gate, and FinFET devices. The impact of process variation and the aging effect is further captured by modeling the device parameters under the influence. Beyond the silicon roadmap, the PTM outreaches to revolutionary devices, especially carbon-based transistor and interconnect, in order to support explorative design research. Overall, these predictive device models enable early stage design exploration with increasing technology diversity, helping shed light on the opportunities and challenges in the nanoelectronics era.

Contents

| | |
|---|-----------|
| Glossary | 1 |
| 1 Introduction | 3 |
| 2 Predictive Technology Model of Conventional CMOS Devices | 7 |
| 2.1 PTM in Light of CMOS Scaling | 7 |
| 2.2 Predictive Methodology | 10 |
| 2.3 Evaluation of PTM | 16 |
| 3 Predictive Modeling of Enhanced CMOS Devices | 25 |
| 3.1 Strain Engineering in Scaled CMOS | 26 |
| 3.2 High- k /Metal Gate and Multiple- V_{th} Technology | 33 |
| 3.3 Modeling of FinFET Structure | 37 |
| 4 CMOS Variability and Reliability Degradation | 43 |
| 4.1 Variability Characterization in Scaled CMOS Technology | 43 |
| 4.2 Modeling of Temporal Reliability Degradation | 55 |
| 4.3 Interaction between Variability and Reliability | 62 |

| | |
|---|-----------|
| 5 Predictive Modeling of Carbon Based Devices | 67 |
| 5.1 Predictive Model Development | 69 |
| 5.2 Interconnect Modeling | 80 |
| 5.3 Design Benchmarks | 83 |
| 6 Predictive Technology Model for Future Nanoelectronic Design | 87 |
| Acknowledgments | 91 |
| References | 93 |

Glossary

| | |
|------------------------------|--|
| Channel doping: | the equivalent doping concentration in the channel region to determine the threshold voltage. |
| CMOS: | complementary metal-oxide-semiconductor field-effect transistor. |
| CNT: | carbon nanotube based devices. Depending on the chirality, CNT is either metallic or semiconducting. |
| DIBL: | drain induced barrier lowering. |
| Equivalent oxide thickness: | the equivalent gate oxide thickness that considers the quantum effect and poly-depletion. |
| FinFET: | a double gate device that has better control of short-channel effects than traditional MOSFET devices. |
| Predictive Technology Model: | compact models that predict future device performance before the corresponding technology is mature. |

2 Glossary

| | |
|--------------------------|--|
| Process variation: | fluctuations in device parameters that are induced by random uncertainties or the manufacturing process. |
| Reliability degradation: | temporal change of device performance, which is a function of technology parameters and operation conditions. |
| Short-channel effects: | the modification of carrier transport and the threshold voltage when the channel length is reduced to the sub-micron regime. |
| Strained Si: | the process techniques to stretch the silicon atoms beyond their normal interatomic distance. |
| Surface potential: | the electrostatic potential on the surface of the channel. |
| Technology scaling: | a systematic approach to miniaturize the device for better performance. |
| Threshold voltage: | the specific value of gate voltage when a MOSFET switches into the strong-inversion region. |
| Velocity overshoot: | the velocity exceeds the saturation velocity when the channel length is comparable to or shorter than the mean-free-path of a carrier. |
| Velocity saturation: | the carrier velocity reaches the maximum when the electric field is strong enough. |
| Verilog-A: | a standard modeling language to describe the analog behavior. |
| NBTI: | negative bias temperature instability, which is more pronounced in PMOS devices. |

1

Introduction

The minimum feature size of CMOS technology is expected to reach 10 nm in 10 years [51]. Beyond that benchmark, the present scaling approach may have to take a different route to overcome dramatic barriers in power consumption, process and environmental variations, and temporal reliability degradation. The grand challenge to the integrated circuit (IC) community is to identify unconventional materials and structures, such as carbon-based electronics, integrate them into the circuit architecture, and enable continuous growth of chip scale and performance [17, 51]. The Predictive Technology Model (PTM), which bridges the process/material development and circuit simulation through compact device modeling, is essential to assessing the potential and limits of new technologies and to supporting early design prototyping.

Predictive models of electron devices are the critical interface between technology innovation and IC design exploration, as shown in Figure 1.1. Compatible with circuit simulation tools, they significantly improve design productivity, providing the insight into the relationship between technology/design choices and circuit performance. Different from traditional compact models (e.g., BSIM), PTM uses a simple set of physical equations that capture the essential behavior of charge and

4 Introduction




Fig. 1.1 PTM: a bridge between technological prediction and early stage design exploration.

carrier transport. The electrostatic models emphasize the dependence of the threshold voltage on physical aspects of the device like channel length, channel doping, HALO implant, etc. The transport part of the model adopts the velocity saturation model with overshoot behavior. In order to guarantee the quality of the prediction, PTM should be scalable with latest technology advances, accurate across a wide range of process uncertainties and operation conditions, and efficient for large-scale computation. As semiconductor technology scales into the nanoscale regime, these modeling demands are tremendously challenged, especially by the introduction of alternative device materials and structures, as well as the ever-increasing amount of process variations.

This paper presents a comprehensive review of the development and latest results of the Predictive Technology Model for nanoscale devices, covering end-of-the-roadmap and post-silicon technologies. Driven by the increasingly complex and diverse nature of the underlying technology, the overarching goal of PTM is to provide early comprehension of process choices and design opportunities, as well as to address key

design needs, such as variability and reliability, for robust system integration. This paper presents four specific topics on predictive modeling challenges, ranging from conventional CMOS scaling, alternative technologies that enhance nominal CMOS performance, variability and reliability issues at the end of the roadmap, to emerging devices beyond the Si roadmap:

- *Predictive modeling of conventional CMOS technology (Section 2)*: CMOS will arguably be the technology of choice for the next 15 years. To predict future technology characteristics, an intuitive approach would simply scale down the feature size and voltage parameters, such as supply voltage and threshold voltage (V_{th}), from an existing technology. However, this approach is overly simplified and underestimates the overall device performance toward the end of the roadmap [128]. During technology scaling, process developers will optimize many other aspects of the device beyond sole geometry scaling. For instance, the scaling of V_{th} not only requires the change of channel doping concentration, but also impacts other physical parameters, such as mobility, saturation velocity, and the body effect. These intrinsic correlations among physical parameters need to be carefully considered for an accurate prediction.
- *PTM for alternative materials and structures (Section 3)*: the scaling of traditional bulk CMOS structure is slowing down in recent years as fundamental limits are rapidly approached. For instance, short-channel effects, such as drain-induced-barrier-lowering (DIBL) and threshold voltage rolloff, severely increase leakage current and degrade the I_{on}/I_{off} ratio. To overcome these difficulties and continue the path projected by Moore's law, new materials (e.g., strained silicon, metal gate, high-k dielectrics, low-resistance source/drain) and structures (e.g., double-gate device) need to be adopted into conventional CMOS technology. Therefore, predictive models for bulk CMOS technology should be updated to capture the distinct electrical behavior of

6 Introduction

these advances, guaranteeing state-of-the-art predictions and design benchmarking toward the 10nm regime.

- *Modeling of variability and reliability effects (Section 4)*: while technology scaling can be extended with alternative materials and structures, CMOS technology will eventually reach the ultimate limits that are defined by both physics and the fabrication process. One of the most profound physical effects will result from the vastly increased parameter variations and reliability degradation due to manufacturing and environmental factors. These parameter fluctuations lead to excessive design margins, degrade the yield, and invalidate the deterministic design methodologies currently used in industry. To maintain design predictability with such extremely scaled devices, predictive models should incorporate both static process variations and temporal shift of device parameters. They should be extended from the traditional corner-based approach to a suite of modeling efforts, including extraction methods, the decoupling of variation sources, and highly efficient strategies for the statistical design paradigm.
- *Predictive modeling of post-silicon devices (Section 5)*: beyond the far end of the CMOS technology roadmap, several emerging technologies have been actively researched as alternatives, such as nano-tubes, nano-wires, and molecular devices. As demonstrated in the success of PTM for CMOS, the outreach of PTM to these revolutionary technologies will help shed light on design opportunities and challenges with post-silicon technologies beyond the 10 nm regime.

Predictive models for CMOS devices and their variability are built upon standard compact models. They are ready to be integrated into circuit simulation tools. For nanoelectronic devices, PTM employs Verilog-A for the implementation; it plays an essential role in joint technology-design exploration. Solutions to those predictive modeling challenges will ensure a timely and smooth transition from CMOS-based design to robust integration with post-silicon technologies.

References

- [1] K. Agarwal et al., "A test structure for characterizing local device mismatches," *VLSI Circuits Symposium*, pp. 67–68, 2006.
- [2] Y. M. Agostinelli, G. M. Yeric, and A. F. Tacsh, "Universal MOSFET hold mobility degradation models for circuit simulation," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, vol. 12, no. 3, pp. 439–445, March 1993.
- [3] H. Aikawa et al., "Variability aware modeling and characterization in standard cell in 45 nm CMOS with stress enhancement technique," in *VLSI Symposium*, 2008.
- [4] D. Akinwande, G. F. Close, and H.-S. P. Wong, "Analysis of the frequency response of carbon nanotube transistors," *IEEE Transactions on Nanotechnology*, vol. 5, no. 5, pp. 599–605, September 2006.
- [5] M. A. Alam, "A critical examination of the mechanics of dynamic NBTI for PMOSFETs," *IEDM*, pp. 345–348, 2003.
- [6] M. A. Alam and S. Mahapatra, "A comprehensive model of PMOS NBTI degradation," *Microelectronics Reliability*, vol. 45, pp. 71–81, 2005.
- [7] I. Amlani, J. Lewis, K. Lee, R. Zhang, J. Deng, and H.-S. P. Wong, "First demonstration of AC gain from a single-walled carbon nanotube common-source amplifier," *IEDM*, pp. 1–4, December 2006.
- [8] A. Asenov, A. R. Brown, J. H. Davies, S. Kaya, and G. Slavcheva, "Simulation of intrinsic parameter fluctuations in decananometer and nanometer-scale MOSFETs," *IEEE Transactions on Electron Devices*, vol. 50, p. 1873, 2003.
- [9] A. Balijepalli, S. Sinha, and Y. Cao, "Compact modeling of carbon nanotube transistor for early stage process-design exploration," *International Symposium on Low Power Electronics and Design*, pp. 2–7, 2007.

94 *References*

- [10] S. Bhardwaj, W. Wang, R. Vattikonda, Y. Cao, and S. Vruthhula, "A scalable model for predicting the effect of NBTI for reliable design," *IET Circuits, Devices & Systems*, vol. 2, no. 4, pp. 361–371, 2008.
- [11] R. A. Bianchi, et al., "Accurate modeling of trench isolation induced mechanical stress effects on MOSFET electrical performance," *IEDM*, pp. 117–120, 2002.
- [12] M. Bohr et al., "A high performance 0.25 μm logic technology optimized for 1.8 V operation," *IEDM Technical Digest*, pp. 847–850, 1996.
- [13] D. Boning and S. Nassif, "Models of process variations in device and interconnect," in *Design of High-Performance Microprocessor Circuits*, Chapter 6, pp. 98–115, IEEE Press, 2000.
- [14] S. Borkar, T. Karnik, S. Narendra, J. Tschanz, A. Keshavarzi, and V. De, "Parameter variations and impact on circuits and microarchitecture," *ACM/IEEE Design Automation Conference*, pp. 338–342, June 2003.
- [15] K. A. Bowman, S. G. Duvall, and J. D. Meindl, "Impact of die-to-die and within-die parameter fluctuations on the maximum clock frequency distribution for gigascale integration," *IEEE Journal of Solid-State Circuits*, vol. 37, no. 2, pp. 183–190, February 2002.
- [16] *BSIM4 Manual*, University of California, Berkeley, 2005.
- [17] B. H. Calhoun, Y. Cao, X. Li, K. Mai, L. T. Pileggi, R. A. Rutenbar, and K. L. Shepard, "Digital circuit design challenges and opportunities in the era of nanoscale CMOS," *Proceedings of the IEEE*, vol. 96, no. 2, pp. 343–365, February 2008.
- [18] Y. Cao, T. Sato, M. Orshansky, D. Sylvester, and C. Hu, "New paradigm of predictive MOSFET and interconnect modeling for early circuit simulation," *CICC*, pp. 201–204, 2000.
- [19] S. Chakravarthi, A. T. Krishnan, V. Reddy, C. F. Machala, and S. Krishnan, "A comprehensive framework for predictive modeling of negative bias temperature instability," *IRPS*, pp. 273–282, 2004.
- [20] V. Chan et al., "High speed 45nm gate length CMOSFETs integrated into a 90 nm bulk technology incorporating strain engineering," *IEDM Technical Digest*, pp. 77–80, 2003.
- [21] L. Chang et al., "Extremely scaled silicon nano-CMOS devices," *Proceedings of the IEEE*, vol. 91, no. 11, pp. 1860–1873, November 2003.
- [22] R. Chau, S. Datta, M. Doczy, B. Doyle, J. Kavalieros, and M. Metz, "High-k/metal gate stack and its MOSFET characteristics," *IEEE Electron Device Letters*, vol. 25, no. 2004, pp. 408–410, 2004.
- [23] L. C. Chen, S. Holland, and C. Hu, "Electrical breakdown in thin gate and tunneling oxides," *IEEE Transactions on Electron Devices*, vol. 32, pp. 413–422, February 1985.
- [24] Z. Chen, J. Appenzeller, J. Knoch, Y.-M. Lin, and P. Avouris, "The role of metal-nanotube contact in the performance of carbon nanotube field-effect transistors," *Nano Letters*, vol. 5, pp. 1497–1502, 2005.
- [25] G. Chen et al., "Dynamic NBTI of PMOS transistors and its impact on device lifetime," *IRPS*, pp. 196–202, 2003.

- [26] J. C. Chen et al., “E-T based statistical modeling and compact statistical circuit simulation methodologies,” *International Electron Devices Meeting*, pp. 635–638, 1996.
- [27] M. Chen et al., “Fast statistical circuit analysis with finite-point transistor model,” *Design, Automation & Test in Europe*, pp. 1391–1396, 2007.
- [28] G. F. Close and H.-S. P. Wong, “Fabrication and characterization of carbon nanotube interconnects,” *IEDM*, pp. 203–206, December 2007.
- [29] P. Cox et al., “Statistical modeling for efficient parametric yield estimation of MOS VLSI circuits,” *IEEE Transactions on Electron Devices*, vol. ED-32, no. 2, pp. 471–478, February 1985.
- [30] J. Deng and H.-S. P. Wong, “A compact SPICE model for carbon-nanotube field-effect transistors including nonidealities and its application Part I: Model of the intrinsic channel region,” *IEEE Transactions on Electron Devices*, vol. 54, no. 12, pp. 3186–3194, December 2007.
- [31] B. Doyle et al., “Tri-gate fully-depleted CMOS transistors: Fabrication, design and layout,” in *VLSI Symposium Technical Digest*, pp. 133–134, 2003.
- [32] N. Drego, A. Chandrakasan, and D. Boning, “A test-structure to efficiently study threshold-voltage variation in large MOSFET arrays,” *International Symposium on Quality Electronic Design*, pp. 281–286, 2007.
- [33] M. V. Dunga, C. H. Lin, X. Xi, D. D. Lu, A. M. Niknejad, and C. Hu, “Modeling advanced FET technology in a compact model,” *IEEE Transactions on Electron Devices*, vol. 53, no. 9, pp. 1971–1978, September 2006.
- [34] J. L. Egley, “Strain effects on device characteristics: implementation in drift-diffusion simulators,” *Solid-State Electronics*, vol. 36, no. 12, pp. 1653–1664, 1993.
- [35] G. Eneman et al., “Scalability of the $\text{Si}_{1-x}\text{Ge}_x$ Source/Drain technology for the 45-nm technology node and beyond,” *TED*, vol. 53, no. 7, July 2006.
- [36] J. G. Fossum, M. M. Chowdhury, V. P. Trivedi, T.-J. King, Y.-K. Choi, J. An, and B. Yu, “Physical insights on design and modeling of nanoscale FinFETs,” in *Proceedings of IEEE International Electron Devices Meeting*, pp. 679–682, December 2003.
- [37] P. Friedberg et al., “Modeling within-die spatial correlation effects for process-design co-optimization,” *International Symposium on Quality Electronic Design*, pp. 516–521, 2005.
- [38] G. Gildenblat, X. Li, W. Wu, H. Wang, A. A. Jha, R. Van Langevelde, G. D. J. Smit, A. J. Scholten, and D. B. M. Klaassen, “PSP: An advanced surface-potential-based MOSFET model for circuit simulation,” *IEEE Transactions on Electron Devices*, vol. 53, no. 9, pp. 1979–1993, September 2006.
- [39] A. S. Goda and G. Kapila, “Design for degradation: CAD tools for managing transistor degradation mechanisms,” *ISQED*, pp. 416–420, 2005.
- [40] K. Goto et al., “High performance 25 nm gate CMOSFETs for 65nm node high speed MPUs,” *IEDM Technical Digest*, pp. 623–626, 2003.
- [41] J. Guo, S. Datta, and M. Lundstrom, “A numerical study of scaling issues for Schottky-barrier carbon nanotube transistors,” *IEEE Transactions on Electron Devices*, vol. 51, no. 2, pp. 172–177, February 2004.

96 References

- [42] J. Guo and M. Lundstrom, *Nanoscale Transistors: Device Physics, Modeling and Simulation*. Springer, 2006.
- [43] M. Hargrove et al., “High-performance sub-0.08 μm CMOS with dual gate oxide and 9.7 ps inverter delay,” *IEDM Technical Digest*, pp. 627–630, 1998.
- [44] C. Herring and E. Vogt, “Transport and deformation-potential theory for many-valley semiconductors with anisotropic scattering,” *Physical Review*, vol. 101, pp. 994–961, 1956.
- [45] D. Hisamoto et al., “FinFET—a self-aligned double-gate MOSFET scalable to 20 nm,” *IEEE Transactions on Electron Devices*, vol. 47, no. 12, pp. 2320–2325, 2000.
- [46] J. H. Huang, Z. H. Liu, M. C. Jeng, P. K. Ko, and C. Hu, “A physical model for MOSFET output resistance,” *Electron Devices Meeting*, pp. 569–572, December 1992.
- [47] X. Huang, W. C. Lee, C. Kuo, D. Hisamoto, L. Chang, and J. Kedzierski, “Sub-50nm FinFET: PFET,” in *Proceeding of IEEE International Electron Devices Meeting*, pp. 679–682, December 2003.
- [48] S.-F. Huang, et al., “High performance 50nm CMOS devices for microprocessor and embedded processor core applications,” *IEDM Technical Digest*, pp. 237–240, 2001.
- [49] V. Huard and M. Denais, “Hole trapping effect on methodology for DC and AC negative bias temperature instability measurements in pMOS transistors,” *IRPS*, pp. 40–45, 2004.
- [50] B. Iniguez, T. A. Fjeldly, A. Lazaro, F. Danneville, and M. J. Deen, “Compact-modeling solutions for nanoscale double-gate and gate-all-around MOSFETs,” *IEEE Transactions on Electron Devices*, vol. 53, no. 9, pp. 2128–2142, September 2006.
- [51] *International Technology Roadmap of Semiconductors* (available at <http://www.itrs.net>), 2008.
- [52] A. E. Islam et al., “Gate leakage vs. NBTI in plasma nitrided oxides: Characterization, physical principles, and optimization,” in *Proceedings of IEEE International Electron Devices Meeting*, pp. 329–332, December 2006.
- [53] K. O. Jeppson and C. M. Svensson, “Negative bias stress of MOS devices at high electric fields and degradation of MNOS devices,” *Journal of Applied Physics*, vol. 48, pp. 2004–2014, 1977.
- [54] D. Jimenez, X. Cartoix, E. Miranda, J. Su, F. A. Chaves, and S. Roche, “A simple drain current model for Schottky-barrier carbon nanotube field effect transistors,” *Nanotechnology*, vol. 18, no. 2, p. 025201, 2006.
- [55] K. Kang, S. P. Park, K. Roy, and M. A. Alam, “Estimation of statistical variation in temporal NBTI degradation and its impact on lifetime circuit performance,” *IEEE/ACM International Conference on Computer-Aided Design*, pp. 730–734, November 2007.
- [56] J. Kedzierski et al., “High-performance symmetric-gate and CMOS compatible V_t symmetric-gate FinFET devices,” *IEDM*, pp. 497–444, 2001.
- [57] A. Khakifirooz and D. Antoniadis, “Transistor performance scaling: The role of virtual source velocity and its mobility dependence,” in *Proceedings of IEEE International Electron Devices Meeting*, pp. 667–670, December 2006.

- [58] D. Kim et al., "CMOS mixed-signal circuit process variation sensitivity characterization for yield improvement," *Custom Integrated Circuits Conference*, pp. 365–368, 2006.
- [59] N. Kimizuka, T. Yamamoto, T. Mogami, K. Yamaguchi, K. Imai, and T. Horiuchi, "The impact of bias temperature instability for direct-tunneling ultrathin gate oxide on MOSFET scaling," *VLSI Symposium on Technology*, pp. 73–74, 1999.
- [60] A. T. Krishnan, C. Chancellor, S. Chakravarthi, P. E. Nicollian, V. Reddy, and A. Varghese, "Material dependence of hydrogen diffusion: Implication for NBTI degradation," *IEDM*, 2005.
- [61] E. Leobandung et al., "High performance 65 nm SOI technology with dual stress liner and low capacitance SRAM cell," in *VLSI Technology Symposium*, pp. 126–127, 2005.
- [62] A. Leroux et al., "Characterization and modeling of hysteresis phenomena in high-k dielectrics," in *Proceedings of IEEE International Electron Devices Meeting*, pp. 737–740, December 2004.
- [63] J.-S. Lim, S. E. Thompson, and J. G. Fossum, "Comparison of threshold-voltage shifts for uniaxial and biaxial tensile-stressed n-MOSFETs," *TED*, vol. 25, no. 11, pp. 731–733, 2004.
- [64] X.-W. Lin, "Modeling of proximity effects in nanometer MOSFET's," *IEEE/ACM Workshop on Compact Variability Modeling*, 2008.
- [65] Y.-M. Lin, J. Appenzeller, Z. Chen, Z.-G. Chen, H.-M. Cheng, and P. Avouris, "High performance dual-gate carbon nanotube FETs with 40-nm gate length," *IEEE Electron Device Letters*, vol. 26, pp. 823–825, 2005.
- [66] C.-H. Lin et al., "Compact modeling of FinFETs featuring in independent-gate operation mode," in *Proceedings of IEEE International Symposium on VLSI Technology, Systems, and Applications*, pp. 120–121, 2005.
- [67] Z. Luo et al., "High performance and low power transistors integrated in 65nm bulk CMOS technology," in *IEDM Technical Digest*, pp. 661–664, 2004.
- [68] S. Mahapatra, "Electrical characterization and modeling of negative bias temperature instability in p-MOSFET devices," *IRPS*, 2006.
- [69] C. McAndrew, "Statistical modeling for circuit simulation," *International Symposium on Quality Electronics Design*, pp. 357–362, 2003.
- [70] C. McAndrew et al., "Device correlation: modeling using uncorrelated parameters, characterization using ratios and differences," *Workshop on Compact Modeling*, 2006.
- [71] P. L. McEuen, M. S. Fuhrer, and H. Park, "Single-walled carbon nanotube electronics," *IEEE Transactions on Nanotechnology*, vol. 1, no. 1, pp. 78–85, March 2002.
- [72] M. Mehrotra et al., "60 nm gate length dual-Vt CMOS for high performance applications," *VLSI Technology Symposium*, pp. 124–125, 2002.
- [73] K. Mistry et al., "A 45 nm logic technology with high-k+metal gate transistors, strained Silicon, 9Cu interconnect layers, 193 nm dry patterning, and 100% Pb-free packaging," *IEDM*, pp. 247–250, 2007.
- [74] M. Miyama, S. Kamohara, M. Hiraki, K. Onozawa, and H. Kunitomo, "Pre-silicon parameter generation methodology using BSIM3 for circuit

98 References

- performance-oriented device optimization,” *IEEE Transactions on Semiconductor Manufacturing*, vol. 14, no. 2, pp. 134–142, May 2001.
- [75] T. Mizuno, J. Okumtura, and A. Toriumi, “Experimental study of threshold voltage fluctuation due to statistical variation of channel dopant number in MOSFET’s,” *IEEE Transactions on Electron Devices*, vol. 41, no. 11, pp. 2216–2221, 1994.
- [76] N. Mohta and S. E. Thompson, “Mobility enhancement: The next vector to extend Moore’s law,” *IEEE Circuits and Devices Magazine*, vol. 21, no. 5, pp. 18–23, September/October 2005.
- [77] G. E. Moore, “Cramming more components onto integrated circuits,” *Electronics*, vol. 38, no. 8, p. 04/19, 1965.
- [78] C. E. Murray, “Mechanics of edge effects in anisotropic thin film/substrate systems,” *Journal of Applied Physics*, vol. 100, p. 103532, 2006.
- [79] A. Naeemi, R. Sarvari, and J. D. Meindl, “Performance comparison between carbon nanotube and copper interconnects for gigascale integration (GSI),” *IEEE Electron Device Letters*, vol. 26, no. 2, pp. 84–86, February 2005.
- [80] S. R. Nassif, “Modeling and analysis of manufacturing variations,” *Custom Integrated Circuits Conference*, pp. 223–228, 2001.
- [81] S. R. Nassif, N. Hakim, and D. Boning, “The care and feeding of your statistical static timer,” *ACM/IEEE International Conference on Computer-Aided Design*, pp. 138–139, November 2004.
- [82] H. Nii et al., “A 45 nm high performance bulk logic platform technology (CMOS6) using ultra high NA(1.07) immersion lithography with hybrid dual-damascene structure and porous low-k BEOL,” *IEDM*, pp. 685–688, 2006.
- [83] S. Ogawa and N. Shiono, “Generalized diffusion-reaction model for the low-field charge-buildup instability at the Si-SiO₂ interface,” *Physical Review B*, vol. 51, no. 7, pp. 4218–4230, February 1995.
- [84] H. Ohta et al., “High performance 30 nm gate bulk CMOS for 45nm node with Σ -shaped SiGe-SD,” *IEDM Technology Digest*, pp. 6–10, 2005.
- [85] M. Orshansky, J. An, C. Jiang, B. Liu, C. Riccobene, and C. Hu, “Efficient generation of pre-silicon MOS model parameters for early circuit design,” *IEEE Journal of Solid-State Circuits*, vol. 36, no. 1, pp. 156–159, January 2001.
- [86] L. Pang et al., “Impact of layout on 90 nm CMOS process parameter fluctuations,” *VLSI Circuits Symposium*, pp. 69–70, 2006.
- [87] J.-Y. Park et al., “Electron-phonon scattering in metallic single-walled carbon nanotubes,” *Nano Letters*, vol. 4, no. 3, pp. 517–520, 2004.
- [88] B. C. Paul, K. Kang, H. Kufuoglu, M. A. Alam, and K. Roy, “Impact of NBTI on the temporal performance degradation of digital circuits,” *EDL*, vol. 26, pp. 560–562, 2003.
- [89] F. Payet, F. Buf, C. Ortolland, and T. Skotnicki, “Nonuniform mobility-enhancement techniques and their impact on device performance,” *TED*, vol. 55, no. 4, pp. 1050–1057, April 2008.
- [90] H. Puchner and L. Hinh, “NBTI reliability analysis for a 90 nm CMOS technology,” *ESSDERC*, pp. 257–260, 2004.
- [91] S. Rangan, N. Mielke, and E. C. C. Yeh, “Universal recovery behavior of negative bias temperature instability,” *IEDM*, pp. 341–344, 2003.

- [92] *Raphael Interconnect Analysis Program Reference Manual* Synopsys Inc.
- [93] S. E. Rauch, "The statistics of NBTI induced v_t and β mismatch shifts in pmosfets," *IEEE Transactions on Device Material Reliability*, pp. 89–93, 2002.
- [94] S. E. Rauch, "Review and reexamination of reliability effects related to NBTI-induced statistical variations," *IEEE Transactions on Device and Materials Reliability*, vol. 7, no. 4, pp. 524–530, 2007.
- [95] A. Raychowdhury, A. Keshavarzi, J. Kurtin, V. De, and K. Roy, "Carbon nanotube field-effect transistors for high-performance digital circuits-DC analysis and modeling toward optimum transistor structure," *IEEE Transactions on Electron Devices*, vol. 53, no. 11, pp. 2711–2717, November 2006.
- [96] A. Raychowdhury, S. Mukhopadhyay, and K. Roy, "A circuit-compatible model of ballistic carbon nanotube field-effect transistors," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, vol. 23, no. 10, pp. 1411–1420, October 2004.
- [97] A. Raychowdhury and K. Roy, "Modeling of metallic carbon-nanotube interconnects for circuit simulations and a comparison with Cu interconnects for scaled technologies," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, vol. 25, no. 1, pp. 58–65, January 2006.
- [98] V. Reddy et al., "Impact of negative bias temperature instability on digital circuit reliability," *IRPS*, pp. 248–254, 2002.
- [99] M. Rodder et al., "A sub-0.18 μm gate length CMOS technology for high performance (1.5 V) and low power (1.0 V)," *IEDM Technical Digest*, pp. 563–566, 1996.
- [100] M. Rodder et al., "A 0.10 μm gate length CMOS technology with 30Å gate dielectric for 1.0 V–1.5 V applications," *IEDM Technical Digest*, pp. 223–226, 1997.
- [101] M. Rodder et al., "A 1.2 V, 0.1 μm gate length CMOS technology: Design and process issues," *IEDM Technical Digest*, pp. 623–626, 1998.
- [102] G. L. Rosa, W. L. Ng, S. Rauch, R. Wong, and J. Sudijono, "Impact of NBTI induced statistical variation to SRAM cell stability," *IEEE International Reliability Physics Symposium*, pp. 274–282, March 2006.
- [103] D. K. Schroder and J. A. Babcock, "Negative bias temperature instability: Road to cross in deep submicron silicon semiconductor manufacturing," *Journal of Applied Physics*, vol. 94, no. 1, pp. 1–17, July 2003.
- [104] G. Scott et al., "NMOS drive current reduction caused by transistor layout and trench isolation induced stress," *International Electron Devices Meeting*, pp. 827–830, 1999.
- [105] D. Sinitsky, "Physics of future very large-scale integration (VLSI) MOSFETs," Ph.D. dissertation, University of California, Berkeley, 1997.
- [106] S. K. Springer et al., "Modeling of variation in submicrometer CMOS ULSI technologies," *IEEE Transactions on Electron Devices*, vol. 53, no. 9, pp. 2168–2006, September 2006.
- [107] K.-W. Su et al., "A scaleable model for STI mechanical stress effect on layout dependence of MOS electrical characteristics," *CICC*, pp. 245–248, 2003.
- [108] *Taurus Medici Manual* Version Y-2006.06, June 2006.
- [109] *Taurus Tsuprem4 Manual* Version X-2005.10, October 2005.

100 *References*

- [110] S. Thompson et al., “An enhanced 130 nm generation logic technology featuring 60 nm transistors optimized for high performance and low power at 0.7–1.4 V,” *IEDM Technical Digest*, pp. 257–260, 2001.
- [111] S. Tyagi et al., “A 130 nm generation logic technology featuring 70 nm transistors dual V_t transistors and 6 layers of Cu interconnects,” *IEDM Technical Digest*, pp. 567–570, 2000.
- [112] K. Vasanth et al., “Predictive BSIM3v3 modeling for the 0.15–0.18 μm CMOS technology node: A process DOE based approach,” *IEDM Technical Digest*, pp. 353–356, 1999.
- [113] R. Vattikonda, W. Wang, and Y. Cao, “Modeling and minimization of PMOS NBTI effect for robust nanometer design,” *Design Automation Conference*, pp. 1047–1052, 2006.
- [114] H. Wan, X. Xi, A. M. Niknejad, and C. Hu, *BSIM SOI Manual*. Berkeley, CA: The Device Group, University of California, 2003.
- [115] W. Wang, V. Reddy, A. T. Krishnan, R. Vattikonda, S. Krishnan, and Y. Cao, “Compact modeling and simulation of circuit reliability for 65nm CMOS technology,” *IEEE Transactions on Device and Materials Reliability*, vol. 7, no. 4, pp. 509–517, December 2007.
- [116] W. Wang, V. Reddy, B. Yang, V. Balakrishnan, S. Krishnan, and Y. Cao, “Statistical prediction of circuit aging under process variations,” *Custom Integrated Circuits Conference*, pp. 13–16, 2008.
- [117] W. Wang et al., “The impact of NBTI on the performance of combinational and sequential circuits,” *Design Automation Conference*, pp. 364–369, 2007.
- [118] H. Wann, K. Noda, T. Tanaka, M. Yoshida, and C. Hu, “A Comparative Study of Advanced MOSFET Concepts,” *IEEE Transactions on Electron Devices*, vol. 43, no. 10, pp. 1742–1753, October 1996.
- [119] J. Welser, J. L. Hoyt, and J. F. Gibbons, “Electron mobility enhancement in strained-Si n-type metal-oxide semiconductor field-effect transistors,” *IEEE Electron Device Letters*, vol. 15, no. 3, pp. 100–102, 1994.
- [120] H.-S. Wong and J. Deng, *A Circuit-compatible SPICE Model for Enhancement Mode Carbon Nanotube Field Effect Transistors*. Synopsys Inc., September 2006.
- [121] H.-S. P. Wong et al., “Carbon nanotube transistor circuits: Models and tools for design and performance optimization,” *ICCAD*, pp. 651–654, November 2006.
- [122] C. Wu et al., “A 90-nm CMOS device technology with high-speed, general-purpose, and low-leakage transistors for system on chip applications,” *IEDM Technical Digest*, pp. 65–68, 2002.
- [123] F.-L. Yang et al., “35nm CMOS FinFETs,” *Symposium on VLSI Technology*, pp. 104–105, 2002.
- [124] G. M. Yeric, A. F. Tasch, and S. K. Banerjee, “A universal MOSFET mobility degradation model for circuit simulation,” *IEEE Transactions on Computer-Aided Design*, vol. 9, no. 10, pp. 1123–1126, October 1990.
- [125] K. Young et al., “A 0.13 μm CMOS technology with 193 nm lithography and Cu/low-k for high performance applications,” *IEDM Technical Digest*, pp. 563–566, 2000.

- [126] G. Zhang, X. Wang, X. Li, Y. Lu, A. Javey, and H. Dai, "Carbon nanotubes: From growth, placement and assembly control to 60mV/decade and Sub-60 mV/decade tunnel transistors," *IEDM*, pp. 1–4, December 2006.
- [127] W. Zhang and J. G. Fossum, "On the threshold voltage of strained-Si-Si_{1-x}Ge_x MOSFETs," *TED*, vol. 52, no. 2, pp. 263–268, February 2005.
- [128] W. Zhao and Y. Cao, "New generation of predictive technology model for sub-45 nm early design exploration," *IEEE Transactions on Electron Devices*, vol. 53, no. 11, pp. 2816–2823, (Available at <http://www.eas.asu.edu/~ptm>), November 2006.
- [129] W. Zhao and Y. Cao, "Predictive technology model for nano-CMOS design exploration," *ACM Journal on Emerging Technologies in Computing Systems*, vol. 3, no. 1, pp. 1–17, April 2007.
- [130] W. Zhao, X. Li, M. Nowak, and Y. Cao, "Predictive technology modeling for 32 nm low power design," *ISDRS*, TA4-03, 2007.
- [131] W. Zhao, F. Liu, K. Agarwal, D. Acharyya, S. R. Nassif, K. Nowka, and Y. Cao, "Rigorous extraction of process variations for 65 nm CMOS design," *IEEE Transactions on Semiconductor Manufacturing*, vol. 22, no. 1, pp. 196–203, February 2009.
- [132] B. Zhu, J. S. Suehle, J. B. Bernstein, and Y. Chen, "Mechanism of dynamic NBTI of pMOSFETs," *IRW*, pp. 113–117, 2004.