

Of Brains and Computers

Other titles in Foundations and Trends® in Integrated Circuits and Systems

Emerging Trends of Biomedical Circuits and Systems

Mohamad Sawan, Jie Yang, Mahdi Tarkhan, Jinbo Chen,
Minqing Wang, Chuanqing Wang, Fen Xia and Yun-Hsuan Chen
ISBN: 978-1-68083-906-7

Revisiting the Frontiers of Analog and Mixed-Signal Integrated Circuits Architectures and Techniques towards the future Internet of Everything (IoE) Applications

Rui P. Martins, Pui-In Mak, Sai-Weng Sin, Man-Kay Law, Yan Zhu,
Yan Lu, Jun Yin, Chi-Hang Chan, Yong Chen, Ka-Fai Un, Mo Huang,
Minglei Zhang, Yang Jiang and Wei-Han Yu
ISBN: 978-1-68083-892-3

Welcome to the World of Single-Slope Column-Level Analog-to-Digital Converters for CMOS Image Sensors

Albert Theuwissen and Guy Meynants
ISBN: 978-1-68083-812-1

Of Brains and Computers

Jan M. Rabaey

University of California, USA and

imec, Belgium

jan_rabaey@berkeley.edu

now

the essence of knowledge

Boston — Delft

Foundations and Trends® in Integrated Circuits and Systems

Published, sold and distributed by:

now Publishers Inc.
PO Box 1024
Hanover, MA 02339
United States
Tel. +1-781-985-4510
www.nowpublishers.com
sales@nowpublishers.com

Outside North America:

now Publishers Inc.
PO Box 179
2600 AD Delft
The Netherlands
Tel. +31-6-51115274

The preferred citation for this publication is

J. M. Rabaey. *Of Brains and Computers*. Foundations and Trends® in Integrated Circuits and Systems, vol. 2, no. 1–2, pp. 1–192, 2022.

ISBN: 978-1-63828-121-4

© 2022 J. M. Rabaey

All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted in any form or by any means, mechanical, photocopying, recording or otherwise, without prior written permission of the publishers.

Photocopying. In the USA: This journal is registered at the Copyright Clearance Center, Inc., 222 Rosewood Drive, Danvers, MA 01923. Authorization to photocopy items for internal or personal use, or the internal or personal use of specific clients, is granted by now Publishers Inc for users registered with the Copyright Clearance Center (CCC). The 'services' for users can be found on the internet at: www.copyright.com

For those organizations that have been granted a photocopy license, a separate system of payment has been arranged. Authorization does not extend to other kinds of copying, such as that for general distribution, for advertising or promotional purposes, for creating new collective works, or for resale. In the rest of the world: Permission to photocopy must be obtained from the copyright owner. Please apply to now Publishers Inc., PO Box 1024, Hanover, MA 02339, USA; Tel. +1 781 871 0245; www.nowpublishers.com; sales@nowpublishers.com

now Publishers Inc. has an exclusive license to publish this material worldwide. Permission to use this content must be obtained from the copyright license holder. Please apply to now Publishers, PO Box 179, 2600 AD Delft, The Netherlands, www.nowpublishers.com; e-mail: sales@nowpublishers.com

Foundations and Trends[®] in Integrated Circuits and Systems

Volume 2, Issue 1–2, 2022

Editorial Board

Editor-in-Chief

Georges Gielen
KU Leuven, Belgium

Editors

Alison Burdett
Sensium Healthcare, UK

Malgorzata Chrzanowska-Jeske
Portland State University, USA

Paulo Diniz
UFRJ, Brazil

Peter Kennedy
University College Dublin, Ireland

Maciej Ogorzalek
Jagiellonian University, Poland

Jan van der Spiegel
University of Pennsylvania, USA

Ljiljana Trajkovic
Simon Fraser University, USA

Editorial Scope

Topics

Foundations and Trends® in Integrated Circuits and Systems survey and tutorial articles in the following topics:

- Analog, digital and mixed-signal circuits and systems
- RF and mm-wave integrated circuits and systems
- Wireless and wireline communication circuits and systems
- Data converters and frequency generation
- Power electronics and power management circuits
- Biomedical circuits and systems
- Sensor and imager circuits and cyber physical systems
- Security and resilient circuits and systems
- Circuits and systems in emerging non-CMOS technologies
- Circuit theory, modeling, analysis and design methods

Information for Librarians

Foundations and Trends® in Integrated Circuits and Systems, 2022, Volume 2, 4 issues. ISSN paper version 2693-9347. ISSN online version 2693-9355. Also available as a combined paper and online subscription.

Contents

1	Introduction	2
2	The Evolutionary Trajectory	9
2.1	Computers	9
2.2	Brains	12
3	How Computers and Brains Compare – the “Hardware” Platform	19
3.1	Brain Metrics	22
3.2	Computer Metrics	33
4	The Forward Trajectory – Limits and Boundaries	45
4.1	Computer	46
4.2	Brain	50
5	How Brains and Computers Compare – Computational Models	57
5.1	Data/Information Representation	57
5.2	Programming Models	62
5.3	Time and Synchronicity	69
5.4	Summary	76

6	Neural Design Principles	77
6.1	Principle 1: Compute With Chemistry Whenever Possible	78
6.2	Principle 2: Send Only Information That Is Needed, and Send It as Slowly as Possible	82
6.3	Principle 3: To Conserve Space, Time and Energy, New Information Should Be Stored at the Site Where It Is Processed and From Whence It Can Be Recalled	86
6.4	Principle 4: Customize (Or . . . Complicate)	88
6.5	Principle 5: Randomize	92
6.6	Principle 6: Self-Calibrate, Adapt and Heal	94
7	Convergence and Cross-Fertilization	97
7.1	Applications	97
7.2	The Physical Layer (Devices and Circuits)	102
7.3	Architecture	106
7.4	Computational Models	108
8	Computing Inspired by the Brain	111
8.1	The Impact of Environmental Context	112
8.2	Learning and Continuously Adapting	116
8.3	Data and Information Representation	123
8.4	Massive Concurrency With Specialization	134
8.5	Three-Dimensional Integration and High-Dimensional Topologies	144
9	Looking Beyond . . . Alternative Models and Platforms	157
9.1	Functional Neural Networks	157
9.2	Distributed Systems	159
9.3	Brain-Machine Interfaces	162
9.4	Hybrid Physical/Biological Systems	164
10	In Summary . . .	167
	Acknowledgements	168
	References	169

Of Brains and Computers

Jan M. Rabaey

University of California at Berkeley, USA, and imec, Belgium;
jan_rabaey@berkeley.edu

ABSTRACT

The human brain – which we consider to be the prototypical biological computer – in its current incarnation is the result of more than a billion years of evolution. Its main functions have always been to regulate the internal milieu and to help the organism/being to survive and reproduce. With growing complexity, the brain has adopted a number of design principles that serve to maximize its efficiency in performing a broad range of tasks. The physical computer, on the other hand, has had only 200 years or so to evolve, and its perceived purpose is considerably different and far more constrained – that is, to solve a set of mathematical functions. This picture is rapidly changing however. One may argue that the functions of brains and computers are converging. This transition comes at a critical time when the roadmap for physical computing is becoming murky after a long period of exponential growth. Hence the existential questions arise if the underlying design principles may converge or cross-breed, or if the different mechanisms (physics versus biology) will always translate into radically different solutions.

1

Introduction

After many decades of phenomenal growth in both complexity and performance, the continuation of the pervasive Von-Neumann computing paradigm [274] is being challenged at every level – from the application and programming models all the way down to the architecture, circuit and technology layers. In fact, we are at the confluence of three simultaneous transitions. First, the exponential growth in complexity conveniently offered by technology scaling and Moore’s Law, while surely continuing for another decade, is progressing at a slowing rate with a reduced return on investment, as foreseen by Gordon Moore in his ISSCC keynote address in 2003 [175]. A most significant outcome of this is that the *energy cost of doing a computation is ceasing to scale accordingly*. At the same time, the *nature of computing itself is being transformed* before our very eyes. Rather than using algorithmic approaches to tackle hard problems or to model complex systems, computers of today are being programmed by observing and absorbing large/huge data sets, adopting a machine-learning model. While instruction-based compute systems combined with massive parallelism have helped to scale machine-learning engines to impressive levels, these approaches again come at a huge energy cost, hampering their capability




Figure 1.1: Projected growth in worldwide compute needs (in Zillions of Operations per Second) and the required energy. (Adopted from [300]).

to scale to ever larger or complex problems. A third transformation is the incredible *pervasiveness of computation*. While many computational tasks are performed in centralized compute/data facilities (the “Cloud”), computing is progressively diffusing into the physical world around us and even onto/into us or our own human body (“the Extreme Edge”), putting extraordinary demands on form factor and again energy budget [197].

The combined impact of all these factors is quite severe, as is beautifully captured by the graphs of Figure 1.1, which plot the projected growth in worldwide computation [300]. It shows how computational growth may be stunted by an emerging energy wall, that is the total energy projected to be available to humankind.

These observations force us to think about alternative computational paradigms and platforms that may help extend computational growth into the far future by providing vastly improved energy efficiency. This need equally holds for the “Cloud”, the “Extreme Edge”, and everything in between. A number of candidate solutions come to mind: quantum [181] and cryogenic [130] computing on one end, and organic/molecular computing [84] and synthetic biology [98] on the opposite end of the spectrum. Any one of these makes a legitimate case, but is not the focus of this monograph.

Rather we are exploring how insights in the operation of the human brain, the prototypical biological computer, can help foster a new generation of physical computational engines with vastly improved efficiency. Over a span of hundreds of thousands of years, the brain has emerged, evolved and adapted to deal with evermore complex tasks. To do so, it has embraced a number of design principles that serve to maximize its efficiency while performing a broad range of tasks. And extremely successfully so, to say the least. Consuming only 20 W on average, the brain performs tasks that either require orders of magnitude more power, or are simply not possible on the computers of today.

Of course, this has not gone unnoticed. As early as the mid-1940s, researchers including McCullough and Pitts, inspired by biological neural nets that constitute animal brains, started to explore how to build “artificial neural networks” (ANNs or NNs in short) [163], ultimately leading to the following understanding:

An ANN is based on a collection of connected units or nodes called artificial neurons, which loosely model the neurons in a biological brain. Each connection, like the synapses in a biological brain, can transmit a signal to other neurons. An artificial neuron receives a signal then processes it and can signal neurons connected to it. The “signal” at a connection is a real number, and the output of each neuron is computed by some non-linear function of the sum of its inputs. The connections are called edges. Neurons and edges typically have a weight that adjusts as learning proceeds. [20]

While this model in itself is simple enough, it took decades to turn it into useful paradigm, and it required contributions from a great many researchers to bring the field to where it is today. These include the structure, topology and dimension of the networks, the numbers of layers, and the mechanisms for learning (that is, programming the weights). While the initial results were exciting as harbingers of a new paradigm, they were mediocre in scale and complexity at best. It was not until the advent of CMOS technology and VLSI (Very Large Scale Integration) [165] in the mid 1980s, with its exponential growth in

complexity, that artificial neural networks gave a semblance of becoming practical. Today's networks, buoyed by the availability of specialized high-performance processors such as the nVidia GPU [93] and the Google TPU [264], have risen to unprecedented levels of complexity solving really hard problems that had escaped traditional (algorithmic) computers so far. This is best illustrated by the chart of Figure 1.2. It shows how the computational complexity of the leading ANN flavor of the day increased by a factor of 300,000 between 2012 and 2018, an impressive growth factor of 8.2/year! The state-of-the-art game-playing AlphaZero network [240] consists of many tens of layers, contains hundreds of thousands of nodes, and hundreds of millions of weights. This amazing performance comes at a severe energy/power cost: During inference (playing), it uses only 4 TPUS and consumes around 1 kW. However, for training (learning), it employs 5000 TPUs for about 40 days, which translates into a total energy cost of around 4.5 TJ ($= 10^{12}$ J) [168]. This is equivalent to powering 1400 houses for one month (assuming a power consumption of 900 kWh/month for an average home).

Clearly, further scaling of this approach is problematic unless ways are found to make computation more energy-efficient. As we observed earlier, technology scaling on itself may yield relatively little over the long term. An alternative approach is to delve deeper into the operation of the brain, identifying and exploiting the mechanisms that make it so efficient.

As an example, consider the way how data is represented. All ANN engines mentioned in the previous section represent data in a digital format. This is in contrast with the brain, where data is represented as spiking events and processing in the neuron is mostly analog. This observation inspired Carver Mead at CalTech (among others) to explore the realization of neurons using analog CMOS circuits, an approach he called "neuromorphic" [164]. In recent times, the term *neuromorphic* has been used to describe analog, digital, mixed-mode analog/digital VLSI, and software systems that implement models of neural systems for perception, motor control, or multisensory integration [183]. The original target of these neuromorphic systems was to mimic human sensory capabilities such as auditory or vision processing, but the focus has expanded considerably since. Applications now include navigation




Figure 1.2: Advances in ANNs and their computational requirements (Adopted from [6]). A petaflop/s-day (pfs-day) consists of performing 10^{15} neural net operations per second for one day, or a total of about 10^{20} operations. This compute-time product serves as a mental convenience, similar to kWh for energy.

and robot control. On an even larger scale, neuromorphic systems have been conceived leading to systems that encompass many millions of neurons. The allure of the neuromorphic approach is that it opens the door for realizations that are potentially a lot more efficient by using innovative architecture, circuit and device concepts. At the same time, formidable hurdles towards scalability, programmability and robustness need be overcome.

Neuromorphic systems are just one possible form of cross-fertilization between biological and physical computing. Other neural concepts at different levels of abstraction can help inspire us to rethink how to efficiently perform a number of meaningful tasks and functions. This leads to the topic of this monograph. Our goal is to review some of the insights arising from both computational neuroscience and computer engineering, and evaluate how these could combine to help us build a next generation of “computing” systems – *systems that are evolutionary*;

adapt to the task at hand and changes in the environment; are close to optimally efficient; and inherently robust and resilient. To create insights and identify opportunities, we first put organic (neural) and physical computing face-to-face, and compare how they arose (Section 2), how they differ right now with respect to a number of metrics such as computational and power density (Section 3), and how these metrics may change over the future decades (Section 4). A similar analysis is performed at the architectural/computational model level (Section 5). While doing so, we establish some ground truths in terms of obtainable performance, bandwidth and power/energy efficiency. Moving forward, a number of neural design principles that may translate into design guidelines for future computers are identified (Section 6). On close examination of these and other observations, it becomes apparent that cross-fertilization between the domains is already happening at multiple levels, albeit in an incremental way (Section 7). The monograph completes with perspectives on where brain-inspired computing may lead us (Section 8), some speculative bets (Section 9), and a number of forward-looking reflections (Section 9.1).

Before diving into the details, it is important to outline what this monograph does not attempt to address. Throughout the discourse on organic versus digital computing, one compelling question keeps resurfacing: *if and when will it be possible to build a computer with the same computational density as the human brain at a power density that is equivalent or smaller.* Many attempts have been and are being made to address this question. Kurt Kurzweil in his blockbuster book titled “The Singularity is Near: When Humans Transcend Technology” estimates the time it will take for computational capacity, on an exponential growth path, to rival the raw computing power of the brain [142]. Based on an estimation of the computational capacity of the brain, he estimated that \$1000 will buy computer power equal to a single brain “by around 2020” (!). As we show in this monograph, we are not at that point just yet. Even so, Kurzweil identified a number of important metrics and establishes clear roadmaps on how to potentially get there. He rightly points out that creating true artificial intelligence (AI) requires more than raw computational capacity, and requires us to first understand human intelligence. Without a question, neuroscience is making steady progress

towards that understanding. A broad variety of imaging techniques (such as fMRI, PET, optogenetics, etc.) have emerged that allow us to peer into the brain, reverse engineer the circuitry and the network, map functionality, and study its dynamics with increasing space and time resolution. [160] presents a great overview of the different mechanism currently in use, under development or under consideration.

Notwithstanding all this progress, a full understanding of the computational principles and models of the brain is far from within reach, and making educated statements of brain-computer equivalence is premature. *Hence, we restrict ourselves in this text to a face-to-face study of the underlying fabrics (devices, circuits, architectures and models) of physical and biological computers in our quest to derive universal principles and concepts for a future generation of energy-efficient computers.*

References

- [1] 5 nm Process, 2021. URL: https://en.wikipedia.org/wiki/5_nm_process.
- [2] M. Abadi, *et al.*, *Tensorflow: Large-scale machine learning on heterogeneous distributed systems*, 2016. URL: <https://arxiv.org/abs/1603.04467>.
- [3] P. Acorn, *CPU Benchmarks and Hierarchy 2021: Intel and AMD Processors Ranked*, 2021. URL: <https://www.tomshardware.com/reviews/cpu-hierarchy,4312.html>.
- [4] Adenosine Triphosphate, 2021. URL: https://en.wikipedia.org/wiki/Adenosine_triphosphate.
- [5] M. Aguilera, *Tutorials on Ising models and Boltzmann machines*, 2020. URL: <https://maguilera.net/pages/Ising-model-tutorials.html>.
- [6] AI and Compute, 2018. URL: <https://openai.com/blog/ai-and-compute/>.
- [7] AI Impacts, *Information storage in the brain*, 2020. URL: <https://aiimpacts.org/information-storage-in-the-brain/>.
- [8] Aitrends, *Intel unveils Loihi neuromorphic chip, chases IBM in artificial brains*, 2017. URL: <https://rethinkresearch.biz/articles/intel-unveils-loihi-neuromorphic-chip/>.

- [9] F. Akopyan, *et al.*, “TrueNorth: Design and tool flow of a 65 mW 1 million neuron programmable neurosynaptic chip,” *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, vol. 34, no. 10, pp. 1537–1557, 2015.
- [10] B. Alam, M. Tehranipoor, and U. Guin, *TSensors Vision, Infrastructure and Security Challenges in Trillion Sensor Era*, 2017. URL: <https://link.springer.com/article/10.1007/s41635-017-0028-8>.
- [11] R. Albert and H. Jeong, “Diameter of the world-wide web,” *Nature*, vol. 401, pp. 130–131, 1999.
- [12] M. Alemohammad, *et al.*, *Hippocampal SLAM and Navigation*, 2018. URL: <https://engineering.jhu.edu/csms/research/hipposlam/>.
- [13] B. Alex, *The human brain has been getting smaller since the stone age*, 2019. URL: <https://www.discovermagazine.com/planet-earth/the-human-brain-has-been-getting-smaller-since-the-stone-age>.
- [14] Algorithm, 2021. URL: <https://en.wikipedia.org/wiki/Algorithm>.
- [15] T. Alkasab, J. White, and J. Kauer, “A computational system for simulating and analyzing arrays of biological and artificial chemical sensors,” *Chemical Senses*, vol. 27, no. 3, pp. 261–275, 2002.
- [16] M. Aly and E. Al, “Energy-efficient abundant-data computing: The N3XT 1,000x,” *IEEE Computer*, vol. 48, no. 12, pp. 24–33, 2015.
- [17] A. Amirsoleimani, *et al.*, “In-memory vector-matrix multiplication in monolithic complementary metal-oxide–semiconductor–memristor integrated circuits: Design choices, challenges, and perspectives,” *Advanced Intelligent Systems – Open Access*, vol. 2, no. 11, 2020.
- [18] A. Aravindam, *Flash 101: NAND Flash vs. NOR Flash*, 2018.
- [19] Arpanet, 1970s. URL: <https://en.wikipedia.org/wiki/ARPANET>.
- [20] Artificial Neural Network, 2021. URL: https://en.wikipedia.org/wiki/Artificial_neural_network.

- [21] D. Attwell and S. Laughlin, “An energy budget for signaling in the gray matter of the brain,” *Journal of Cerebral Blood Flow and Metabolism*, vol. 21, no. 10, pp. 1133–1145, 2001.
- [22] A. Balaji, *et al.*, “Power-accuracy tradeoff’s for heartbeat classification on neural networks hardware,” *Journal of Low Power Electronics*, vol. 14, no. 4, pp. 508–519, 2018.
- [23] P. Ball, “‘momentum computing’ pushes technology’s thermodynamic limits,” *Scientific American*, 2022.
- [24] Bankman, D. *et al.*, “An always-on 3.8 j/86% CIFAR-10 mixed-signal binary CNN processor with all memory on chip in 28-nm CMOS,” *IEEE Journal of Solid State Circuits*, vol. 54, no. 1, pp. 158–172, 2018.
- [25] A. Basu, *et al.*, “Low-power, adaptive neuromorphic systems: Recent progress and future directions,” *IEEE Journal on Emerging and Selected Topics in Circuits and Systems*, vol. 8, no. 1, pp. 6–27, 2018.
- [26] G. Bell, “Bell’s law for the birth and death of computer classes,” *Communications of the ACM*, vol. 51, no. 1, pp. 86–94, 1972.
- [27] P. Belluck, *Tapping Into the Brain to Help a Paralyzed Man Speak*, 2021. URL: <https://www.nytimes.com/2021/07/14/health/speech-brain-implant-computer.html>.
- [28] Y. Bengio, Y. Lecun, and G. Hinton, “Deep learning,” *Nature*, vol. 521, pp. 436–444, 2015.
- [29] K. Boahen, “Point-to-point connectivity between neuromorphic chips using address events,” *IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing*, vol. 47, no. 5, pp. 416–434, 2000.
- [30] L. Bottou and O. Bosquet, “The tradeoffs of large scale learning,” in *Optimization for Machine Learning*, S. Sra, S. Nowozin, and S. J. Wright, Ed., Cambridge: MIT Press, 2012, pp. 351–368.
- [31] A. Boycott, “On the number of nodes of ranvier in different stages of growth of nerve fibers in the frog,” *Journal of Physiology*, vol. 30, pp. 370–380, 1903.
- [32] D. Braeken, *How chip technology will decipher brain diseases*, 2020. URL: <https://www.imec-int.com/en/articles/how-chip-technology-will-decipher-brain-diseases>.

- [33] Brain Architecture, 2021. URL: <https://developingchild.harvard.edu/science/key-concepts/brain-architecture/>.
- [34] Brain-Computer Interface, 2021. URL: https://en.wikipedia.org/wiki/Brain-computer_interface.
- [35] J. Bruck and J. Goodman, “On the power of neural networks for solving hard problems,” *Journal of Complexity*, vol. 6, no. 2, pp. 129–135, 1990.
- [36] L. Buck, “Unraveling the sense of smell (Nobel lecture),” *Angewandte Chemie International Edition*, vol. 44, pp. 6128–6140, 2005.
- [37] D. Burke, *Private Communications*. 2016.
- [38] A. Burrello, et al., *One-Shot Learning for iEEG Seizure Detection Using End-to-end Binary Operations: Local Binary Patterns with Hyperdimensional Computing*. IEEE BioCAS, 2018.
- [39] Cadence, *The Characteristic Impedance of Lossless and Lossy Transmission Lines*, 2021. URL: <https://resources.system-analysis.cadence.com/blog/msa2021-the-characteristic-impedance-of-lossless-and-lossy-transmission-lines>.
- [40] R. Canolty and R. Knight, “The functional role of cross-frequency coupling,” *Trends in Cognitive Sciences*, vol. 11, pp. 506–515, Oxford University Press, 2010.
- [41] R. Cao, “Molecular biology and physiology of circadian clocks,” in *Oxford Research Encyclopedias Neuroscience*, Oxford University Press, 2019.
- [42] J. Carlsmith, *How Much Computational Power Does It Take to Match the Human Brain?* 2020. URL: <https://www.openphilanthropy.org/brain-computation-report>.
- [43] B. Carlson, “Temporal-pattern recognition by single neurons in a sensory pathway devoted to social communication behavior,” *The Journal of Neuroscience*, vol. 29, no. 30, pp. 9417–9428, 2009.
- [44] J. Carmena, et al., “Learning to control a brain–machine interface for reaching and grasping by primates,” *PLoS Biology*, vol. 1, no. 2, 2003.

- [45] Y. Chen, Y. Xie, L. Song, F. Chen, and T. Tang, *A Survey of Accelerator Architectures for Deep Neural Networks*, vol. 6. no. 3. Elsevier Engineering, 2020, pp. 264–274.
- [46] B. Chen, D. Hall, and D. Chklovsky, “Wiring optimization can relate neuronal structure and function,” *Proceedings of the National Academy of Sciences of America*, vol. 103, pp. 4723–4728, 2006.
- [47] S. Chowdhury and B. Chanda, “Estimating the voltage-dependent free energy change of ion channels using the median voltage for activation,” *Journal of General Physiology*, vol. 139, pp. 3–17, 2012.
- [48] A. Chua, M. Jordan, and R. Muller, “A 1.5 nj/cfs unsupervised online learning classifier for seizure detection,” in *Symposium on VLSI Circuits*, San Francisco, 2021.
- [49] E. Chudler, *Brain Facts and Figures*, 2020. URL: <http://faculty.washington.edu/chudler/facts.html>.
- [50] Circadian Rhythm, 2021. URL: https://en.wikipedia.org/wiki/Circadian_rhythm.
- [51] T. Claasen, “High speed: Not the only way to exploit the intrinsic computational power of silicon,” in *ISSCC*, San Francisco, 1999.
- [52] L. Clark, V. Vashishtha, D. Harris, S. Dietrich, and Z. Wang, “Design flows and collateral for the ASAP7 7 nm FinFET predictive process design kit,” in *2017 IEEE International Conference on Microelectronic Systems Education (MSE)*, pp. 1–4, 2017.
- [53] Computational Complexity, 2021. URL: https://en.wikipedia.org/wiki/Computational_complexity.
- [54] B. Copeland, *Alan Turing’s Automatic Computing Engine*. Oxford: Oxford University Press, 2005.
- [55] S. Cosemans, *et al.*, “Towards 10000TOPS/W DNN inference with analog in-memory computing – a circuit blueprint, device options and requirements,” in *IEDM*, San Francisco: IEEE, 2019.
- [56] CPU Benchmarks, 2021. URL: https://www.cpubenchmark.net/cpu_list.php#multi-cpu.
- [57] E. D’Angelo, *et al.*, “Realistic modeling of neurons and networks: Towards brain simulation,” *Functional Neurology*, vol. 28, no. 3, pp. 153–166, 2014.

- [58] Dataflow Architecture, 2021. URL: https://en.wikipedia.org/wiki/Dataflow_architecture.
- [59] Dataflow Computing, 2021. URL: <https://www.maxeler.com/technology/dataflow-computing/>.
- [60] S. Davidson, *et al.*, “The celerity open-source 511-core RISC-V tiered accelerator fabric: Fast architectures and design methodologies for fast chips,” *IEEE Micro*, vol. 38, no. 2, pp. 30–41, 2018.
- [61] M. Davies, *et al.*, “Loihi: A neuromorphic manycore processor with on-chip learning,” *IEEE Micro* 38, vol. 38, no. 1, pp. 82–99, 2018. URL: <https://en.wikichip.org/wiki/intel/loihi>.
- [62] DDR4 SDRAM, 2021. URL: https://en.wikipedia.org/wiki/DDR4_SDRAM.
- [63] J. Dean, “The deep learning revolution and its implications for computer architecture and chip design,” in *ISSCC*, San Francisco: IEEE, 2020, pp. 8–14.
- [64] M. Debole, *et al.*, “TrueNorth: Accelerating from zero to 64 million neurons in 10 years,” *Computer*, vol. 52, no. 5, pp. 20–29, 2019.
- [65] R. deCharms and A. Zador, “Neural representation and the cortical code,” *Annual Review of Neuroscience*, vol. 23, pp. 613–647, 2000.
- [66] M. Derewicz, *Dendrites are like mini-computers in your brain*, 2013. URL: <https://www.futurity.org/dendrites-like-mini-computers-brain/>.
- [67] T. Dettmers, *The Brain versus Deep Learning*, 2021. URL: <https://timdettmers.com/2015/07/27/brain-vs-deep-learning-singularity/>.
- [68] M. Di Ventra, *MemComputing vs. Quantum Computing: Some analogies and major differences*, 2022. URL: <https://arxiv.org/pdf/2203.12031.pdf>.
- [69] M. Di Ventra, *MemComputing: Fundamentals and Approaches*. Oxford University Press, 2022.
- [70] Difference Engine, 2021. URL: https://en.wikipedia.org/wiki/Difference_engine.

- [71] A. Dodabalapur, *Thin Film Transistors: From Displays to 3D Integrated Circuits*, 2022. URL: <https://resourcecenter.eds.ieee.org/education/webinars/EDSEDWEB0700.html>.
- [72] S. Dutta, *et al.*, “Proposal for nanoscale cascaded plasmonic majority gates for non-boolean computation,” *Nature Scientific Reports*, vol. 17866, 2017.
- [73] T. Economist, *After Moore’s Law*, 2016. URL: <https://www.economist.com/technology-quarterly/2016-03-12/after-moores-law>.
- [74] E. Edwards, *et al.*, “Spatiotemporal imaging of cortical activation during verb generation and picture naming,” *Neuroimage Journal, Elsevier*, vol. 50, no. 1, pp. 291–301, 2010.
- [75] Emotiv, 2022. URL: <https://www.emotiv.com>.
- [76] ENIAC, 2021. URL: <https://en.wikipedia.org/wiki/ENIAC>.
- [77] Ethernet, 1980. URL: <https://en.wikipedia.org/wiki/Ethernet>.
- [78] A. Faisal and S. Laughlin, “Stochastic simulations on the reliability of action potential propagation in thin axons,” *PLOS Computational Biology*, vol. 3, no. 5, 2007.
- [79] A. Faisal, L. Selen, and D. Wolpert, “Noise in the nervous system,” *Nature Review Neuroscience*, vol. 9, no. 4, pp. 292–303, 2008.
- [80] P. Faure, “Combinatorial coding,” in *Encyclopedia of Neuroscience*, M. Binder, N. Hirokawa, and U. Windhorst, Eds., Berlin: Springer, 2009.
- [81] D. Fox, “The limits of intelligence,” *Scientific American*, 2011.
- [82] Fujitsu, *Fujitsu A64FX*, 2021. URL: <https://www.fujitsu.com/global/products/computing/servers/supercomputer/a64fx/>.
- [83] FutureTimeline, 2017. URL: <https://www.futuretimeline.net/21stcentury/2017.htm>.
- [84] S. Gangadharan and K. Raman, *The art of molecular computing: Whence and whither*, 2021. URL: <https://arxiv.org/pdf/2102.06629.pdf>.
- [85] M. Gao, J. Ping, X. Yang, M. Horowitz, and C. Kozyrakis, “TETRIS: Scalable and efficient neural network acceleration with 3D memory,” *ACM SIGARCH Computer Architecture News*, vol. 45, no. 1, pp. 751–764, 2017.

- [86] L. Geddes, ‘*Emotional moment*’: *Locked-in patient communicates with family via implant*, 2022. URL: <https://www.theguardian.com/science/2022/mar/22/emotional-moment-locked-in-patient-communicates-with-family-via-implant>.
- [87] Glegg, *The Design of Design*. Cambridge: Cambridge University Press, 1996.
- [88] A. Goda, “Recent progress on 3D NAND flash technologies,” *Electronics*, vol. 10, no. 24, pp. 1–16, 2021.
- [89] D. Godwin and J. Cham, “Brain evolution,” *Scientific American Mind*, 2014.
- [90] T. Gollach, “Throwing a glance at the neural code: Rapid information transmission in the visual system,” *HFSP Journal*, vol. 3, no. 1, pp. 36–46, 2009.
- [91] J. Gorman, *In a First, Experiment Links Brains of Two Rats*, 2013. URL: <https://www.nytimes.com/2013/03/01/science/new-research-suggests-two-rat-brains-can-be-linked.html>.
- [92] H. Graeb, *Analog Design Centering and Sizing*. Springer, 2007.
- [93] Graphics Processing Unit, 2021. URL: https://en.wikipedia.org/wiki/Graphics_processing_unit.
- [94] R. Grosse, *Bayesian Machine Learning*, 2013. URL: https://metacademy.org/roadmaps/rgrosse/bayesian_machine_learning.
- [95] K. Guo, *et al.*, *Neural Network Accelerator Comparison*, 2022. URL: <https://nicsefc.ee.tsinghua.edu.cn/projects/neural-network-accelerator/>.
- [96] T. Hafting, M. Fyhn, S. Molden, M.-B. Moser, and E. I. Moser, “Microstructure of a spatial map in the entorhinal cortex,” *Nature*, no. 436, pp. 801–806, 2005.
- [97] S. Han, H. Mao, and W. J. Dally, *Deep compression: Compressing deep neural networks with pruning, trained quantization and huffman coding*, 2015. URL: <https://arxiv.org/abs/1510.00149>.
- [98] M. Hanczyk, *Engineering life: A Review of Synthetic Biology*, 2020. URL: <https://direct.mit.edu/artl/article/26/2/260/93249/Engineering-Life-A-Review-of-Synthetic-Biology>.
- [99] A. Harding, G. Halliday, and J. Krill, “Variation in hippocampal neuron number with age and brain volume,” *Cerebral Cortex*, vol. 8, no. 8, pp. 710–718, 1998.

- [100] X. He, *et al.*, “Sparse-TPU: Adapting systolic arrays for sparse matrices,” in *ICS '20: Proceedings of the 34th ACM International Conference on Supercomputing*, pp. 1–12, 2020.
- [101] J. Heath, P. Kuekes, G. Snider, and R. Williams, “A defect-tolerant computer architecture: Opportunities for nanotechnology,” *Science*, vol. 280, no. 5370, pp. 1716–1721, 1998.
- [102] B. Hefti, *How many brain cells does an average person lose per day from the age of 30*, 2002. URL: <http://www.madsci.org/posts/archives/2002-03/1016223301.Cb.r.html>.
- [103] A. Hemani, *et al.*, “Lowering power consumption in clock by using globally asynchronous, locally synchronous design style,” in *Design Automation Conference*, New Orleans, 1999.
- [104] M. Henneberg, “Decrease of human skull size in the holocene,” *Human Biology*, vol. 60, no. 3, pp. 395–405, 1988.
- [105] S. Herculano-Houzel, “The human brain in numbers: A linearly scaled-up primate brain,” *Frontiers in Human Neuroscience*, vol. 3, no. 31, pp. 1–31, 2009.
- [106] S. Herculano-Houzel, “The remarkable, yet not extraordinary, human brain as a scaled-up primate brain and its associated cost,” *PNAS*, vol. 109, pp. 10 661–10 668, 2012.
- [107] S. Herculano-Houzel, *et al.*, *The elephant brain in numbers*, 2014. URL: <http://ncbi.nlm.nih.gov>.
- [108] D. Hernandez, “The man behind the Google brain: Andrew Ng and the quest for the new AI,” *Wired Magazine*, 2013.
- [109] B. Hibbard, *Network Diameter and Emotional Values in the Global Brain*, 2002. URL: <https://www.ssec.wisc.edu/~billh/gbrain0.html>.
- [110] G. Hills, *PhD Presentation*. Stanford University, 2018.
- [111] Hippocampus, 2021. URL: <https://en.wikipedia.org/wiki/Hippocampus>.
- [112] M. Hofman, “Energy metabolism, brain size and longevity in mammals,” *The Quarterly Review of Biology*, vol. 58, no. 4, pp. 495–512, 1983.
- [113] M. Hofman, “Evolution of the human brain: When bigger is better,” *Frontiers in Neuroanatomy*, vol. 8, 2014.

- [114] B. Hosticka, “Performance comparison of analog and digital circuits,” *Proceedings of the IEEE*, no. 73, pp. 25–29, 1985.
- [115] J. Hsu, *How IBM Got Brainlike Efficiency From the TrueNorth Chip*, 2014. URL: <https://spectrum.ieee.org/how-ibm-got-brainlike-efficiency-from-the-truenorth-chip>.
- [116] P. Huang and J. Rabaey, “A bio-inspired analog gas sensing front end,” *IEEE Transactions on Circuits and Systems*, vol. I, pp. 2611–2623, 2017.
- [117] A. Hurson and H. Sarbazi-Azad, *Dark Silicon and Future on-Chip Systems*. Elsevier, 2018.
- [118] IFTF, *Reconfiguring Reality. Toward an Internet of Actions*, 2017. URL: https://www.iftf.org/fileadmin/user_upload/downloads/tfl/2017/IFTF_TFL2017_ReconfiguringReality_Map.pdf.
- [119] M. Imani, *et al.*, “Exploring hyperdimensional associative memory,” in *IEEE International Symposium on High Performance Computer Architecture*, pp. 445–456, IEEE, 2017.
- [120] G. Indiveri, *et al.*, “Neuromorphic silicon neuron circuits,” *Frontiers in Neuroscience*, vol. 5, no. 73, pp. 1–13, 2011.
- [121] Intel’s First Microprocessor, 1971. URL: <https://www.intel.com/content/www/us/en/history/museum-story-of-intel-4004.html>.
- [122] Interfacing with the Brain, 2022. URL: <https://neuralink.com/approach/>.
- [123] International Roadmap for Devices and Systems, 2020. URL: <https://irds.ieee.org/editions/2020>.
- [124] IRDS, *Update – More Moore*, 2020. URL: <https://irds.ieee.org/editions/2022/more-moore>.
- [125] M. Ito, “Cerebellar cortex,” in *Reference Module in Biomedical Sciences*, ScienceDirect, 2014.
- [126] R. Ivry and J. Schlerf, “Dedicated and intrinsic models of time perception,” *Trends in Cognitive Sciences*, vol. 12, pp. 273–280, 2008.
- [127] F. Jabr, “Does thinking real hard burn more calories?” *Scientific American*, 2012.
- [128] D. James, *Now we have the Samsung V-NAND Flash*, 2014. URL: <http://chipworksrealchips.blogspot.com/2014/08/the-second-s-hoe-drops-now-we-have.html>.

- [129] B. Jefferson, *Analog computers now just one step from digital*, 2021. URL: <https://www.sciencedaily.com/releases/2021/12/211209082557.htm>.
- [130] C. Johnson, *The Outlook for Superconducting Computers*, 2018. URL: <https://cacm.acm.org/news/232327-the-outlook-for-superconducting-computers/fulltext>.
- [131] N. Jouppi, *et al.*, *In-Datacenter Performance Analysis of a Tensor Processing Unit*. ISCA, 2017.
- [132] L. Kaelbling, M. Littman, and A. Moore, “Reinforcement learning: A survey,” *Journal of Artificial Intelligence Research*, vol. 4, pp. 237–285, 1996.
- [133] P. Kanerva, “Hyperdimensional computing: An introduction to computing in distributed representation with high-dimensional vectors,” *Cognitive Computing*, vol. 1, p. 139, 2009.
- [134] P. Kanerva, *The cerebellum as Neural Associative Memory*, 2019. URL: <https://simons.berkeley.edu/sites/default/files/docs/14055/kanerva-simons-17jun2019.pdf>.
- [135] F. Kelly and C. Mody, “Whatever happened to the molecular computer,” *IEEE Spectrum*, 2015.
- [136] Kernel Flow, 2022. URL: <https://www.kernel.com>.
- [137] D. Kim, *et al.*, “Neurocube: A programmable digital neuromorphic architecture with high-density 3D memory,” in *Proceedings of the 2016 ACM/IEEE 43rd Annual International Symposium on Computer Architecture*, pp. 380–392, Seoul, 2016.
- [138] K. Koch, *et al.*, “How much the eye tells the brain,” *Current Biology*, vol. 16, no. 14, pp. 1428–1434, 2006.
- [139] T. Kohonen, *Associative Memory—A System-Theoretical Approach*. Berlin, Heidelberg, New York: Springer-Verlag, 1978.
- [140] P. J. Kuekes, R. S. Williams, and J. R. Heath, US Patent No. 6,128,214. 2000.
- [141] H. Kung, “Why systolic architectures?” *Computer*, vol. 15, no. 1, pp. 37–46, 1982.
- [142] R. Kurzweil, *The Singularity is Near*. Penguin Books, 2005.
- [143] R. Landauer, “Irreversibility and heat generation in the computing process,” *IBM Journal Res. Develop*, vol. 5, pp. 183–191, 1961.

- [144] R. Landauer, “Dissipation and noise immunity in computation and communication,” *Nature*, vol. 335, pp. 779–784, 1988.
- [145] M. Lapedus, *In-Memory vs Near-Memory Computing*, 2019. URL: <https://semiengineering.com/in-memory-vs-near-memory-computing/>.
- [146] S. Laughlin and T. Sejnowski, “Communication in neuronal networks,” *Science*, vol. 301, no. 5641, pp. 1870–1874, 2003.
- [147] Y. LeCun, “Deep learning hardware: Past, present and future,” in *IEEE ISSCC Conference*, San Francisco: IEEE, 2019, pp. 12–19.
- [148] E. Lee, “The past, present and future of cyber-physical systems: A focus on models,” *Sensors*, vol. 15, no. 3, pp. 4837–4869, 2015.
- [149] W. Lee, *et al.*, “A neuro-inspired artificial peripheral nervous system for scalable electronic skins,” *Science Robotics*, vol. 4, no. 32, 2019.
- [150] P. Lennie, “The cost of cortical computation,” *Current Biology*, vol. 13, pp. 493–497, 2003.
- [151] H. Li, *et al.*, “Hyperdimensional computing with 3D VRRAM in-memory kernels: Device-architecture co-design for energy-efficient, error-resilient language recognition,” *IEEE International Electron Devices Meeting (IEDM)*, pp. 16.1.1–16.1.4, 2016.
- [152] P. Lin, *et al.*, “Three-dimensional memristor circuits as complex neural networks,” *Nature Electronics*, vol. 3, no. 4, pp. 225–232, 2020.
- [153] J. Liu, *Imec Builds World’s First Spiking Neural Network-Based Chip for Radar Signal Processing*, 2020. URL: <https://www.imec-int.com/en/articles/imec-builds-world-s-first-spiking-neural-network-based-chip-for-radar-signal-processing>.
- [154] J. Liu, *Latest neuropixels probes can track neurons over weeks*, 2022. URL: <https://www.imec-int.com/en/press/latest-neuropixels-probes-can-track-neurons-over-weeks>.
- [155] Long Short-Term Memory, 2021. URL: https://en.wikipedia.org/wiki/Long_short-term_memory.
- [156] J. Lont and W. Guggenbuhl, “Analog CMOS implementation of a multilayer perceptron with nonlinear synapses,” *IEEE Transactions on Neural Networks*, vol. 3, no. 3, pp. 457–465, 1992.

- [157] Machine Learning, 2021. URL: https://en.wikipedia.org/wiki/Machine_learning.
- [158] F. Mansfield, 2015. URL: <http://aquatic-human-ancestor.org/anatomy/images/brain-size.jpg>.
- [159] Manycore Processor, 2021. URL: https://en.wikipedia.org/wiki/Manycore_processor.
- [160] A. Marblestone, *et al.*, “Physical principles for scalable neural recording,” *Frontiers Computational Neuroscience*, vol. 7, no. 137, 2013.
- [161] S. E. Matthews, *The Memory Hierarchy*, 2020. URL: https://divaintosystems.org/antora/diveintosystems/1.0/MemHierarchy/mem_hierarchy.html.
- [162] T. McCaslin, *Transmitting fibers in the brain: Total length and distribution of lengths*, 2018. URL: <https://aiimpacts.org/transmitting-fibers-in-the-brain-total-length-and-distribution-of-lengths/>.
- [163] W. McCulloch and W. Pitts, “A logical calculus of ideas imminent in neural activity,” *Bulletin of Mathematical Biophysics*, vol. 52, no. 1/2, pp. 115–133, 1943.
- [164] C. Mead, “Neuromorphic electronic systems,” *Proceedings of the IEEE*, vol. 78, no. 10, pp. 1629–1636, 1990.
- [165] C. Mead and L. Conway, *Introduction to VLSI Systems*. Addison-Wesley, 1979.
- [166] A. Mehonic, *et al.*, “Memristors—from in-memory computing, deep learning acceleration, and spiking neural networks to the future of neuromorphic and bio-inspired computing,” *Advanced Intelligent Systems*, no. 2, pp. 1–20, 2020.
- [167] J. Meindl and J. Davis, “The fundamental limit on binary switching energy for tera-scale integration (TSI),” *IEEE Journal of Solid State Circuits*, vol. 35, no. 10, pp. 1015–1016, 2000.
- [168] Mel_OCInneide, *What’s Inside AlphaZero’s Chess Brain?* 2018. URL: <https://www.chess.com/article/view/whats-inside-alphaze-ros-brain>.
- [169] Metaverse, 2021. URL: <https://en.wikipedia.org/wiki/Metaverse>.

- [170] M. Milford, *et al.*, “RatSLAM: A hippocam-pal model for simultaneous localization and mapping,” in *International Conference on Robotics and Automation (ICRA)*, pp. 403–408, IEEE, 2004.
- [171] S. Mitra, *Private Communications*. 2021.
- [172] V. Mnih, *et al.*, “Human-level control through deep reinforcement learning,” *Nature*, vol. 518, pp. 529–533, 2015.
- [173] J. Moon, *et al.*, “Temporal data classification and forecasting using a memristor-based reservoir computing system,” *Nature Electronics*, vol. 2, pp. 480–487, 2019.
- [174] B. Moons, *et al.*, “Envision: A 0.26-to-10TOPS/W subword-parallel dynamic-voltage-accuracy-frequency-scalable convolutional neural network processor in 28 nm FDSOI,” in *Proceedings ISSCC*, pp. 246–247, San Francisco, 2017.
- [175] G. Moore, “No exponential is forever: But “forever” can be delayed,” in *IEEE ISSCC Conference*, San Francisco, 2003.
- [176] S. Moore, “Another step toward the end of moore’s law,” *IEEE Spectrum*, 2019.
- [177] E. Moser and M. Moser, *Grid Cells*, 2007. URL: http://www.scholarpedia.org/article/Grid_cells.
- [178] E. Moser, E. Kropp, and M. Moser, “Place cells, grid cells, and the brain’s spatial representation system,” *Annual Review of Neuroscience*, no. 31, pp. 69–89, 2008.
- [179] B. Murmann, “Digitally assisted analog circuits,” *IEEE Micro*, vol. 26, no. 2, pp. 38–47, 2006.
- [180] B. Murmann, “Mixed-signal computing for deep neural network inference,” *IEEE Transactions on VLSI*, vol. 29, no. 1, pp. 3–13, 2021.
- [181] NAS, *Quantum Computing—Progress and Prospects*. The National Academic Press, 2019.
- [182] Neural Coding, 2021. URL: https://en.wikipedia.org/wiki/Neural_coding.
- [183] Neuromorphic Engineering, 2021. URL: https://en.wikipedia.org/wiki/Neuromorphic_engineering.
- [184] Node of Ranvier, 2021. URL: https://en.wikipedia.org/wiki/Node_of_Ranvier.

- [185] J. O’Keefe and D. Conway, “Hippocampal place units in the freely moving rat: Why they fire where they fire,” *Exp. Brain Research*, no. 31, pp. 573–590, 1978.
- [186] J. O’Keefe and J. Dostrovsky, “The hippocampus as a spatial map. preliminary evidence from unit activity in the freely-moving rat,” *Brain Research*, no. 34, pp. 171–175, 1971.
- [187] R. Padodara, “Olfactory sense in different animals,” *The Indian Journal of Veterinary Science*, vol. 2, 2014.
- [188] S. Pan and Q. Yang, “A survey on transfer learning,” *IEEE Trans. Knowledge Data Engineering*, vol. 22, no. 10, pp. 1345–1359, 2009.
- [189] J. Pangjun and S. Sapatnekar, “Low power clock distribution using multiple voltages and reduced swings,” *IEEE Transactions on VLSI*, vol. 10, pp. 309–318, 2002.
- [190] D. Patel, *The Tesla Dojo Chip Is Impressive, But There Are Some Major Technical Issues*, 2021. URL: <https://www.semianalysis.com/p/the-tesla-dojo-chip-is-impressive>.
- [191] S. Patel, L. Chen, P. Canozza, and S. Salahuddin, *Ising model optimization problems on a FPGA accelerated restricted Boltzmann machine*, 2020. URL: <https://arxiv.org/abs/2008.04436>.
- [192] J. Paton and D. Buonomano, “The neural basis of timing: Distributed mechanisms for diverse functions,” *Neuron*, vol. 98, no. 4, pp. 687–705, 2018.
- [193] J. Pei, *et al.*, “Towards artificial general intelligence with hybrid tianjic chip architecture,” *Nature*, vol. 572, pp. 106–111, 2019.
- [194] A. Perez-Escudero and G. de Polavieja, “Optimally wired subnetwork determines neuroanatomy of caenorhabditis elegans,” *Proceedings of the National Academy of America*, vol. 104, pp. 17 180–171 185, 2007.
- [195] J. Perge, J. Niven, E. Mugnaini, V. Balasubramanian, and P. Sterling, “Why do axons differ in caliber?” *Journal of Neuroscience*, vol. 32, pp. 626–638, 2012.
- [196] R. Poppele and G. Bosco, “Sophisticated spinal contributions to motor control,” *Trends in Neurosciences*, vol. 26, no. 5, pp. 269–276, 2003.

- [197] P. Portilla, *et al.*, “The extreme edge at the bottom of the Internet of Things: A review,” *IEEE Sensors Journal*, vol. 19, no. 9, pp. 3179–3190, 2019.
- [198] J. Pouget, P. Dayan, and R. Zemel, “Information processing with population codes,” *Nature Reviews Neuroscience*, vol. 1, pp. 125–132, 2000.
- [199] D. Purces, *Neuroscience*. Sinauer Associates, 2001.
- [200] J. Rabaey, *System-on-a-Chip: A Case for Heterogeneous Architectures*. Tampere Finland: SOC Technology Symposium, 1999. URL: <http://bwrcs.eecs.berkeley.edu/faculty/jan/JansWeb/ewExternalFiles/CaseforHeterogeneousArchitectures%20-%20SOC%20Symp%20-%20Nov%201999.pdf>.
- [201] J. Rabaey, *A brand new wireless day*, 2008. URL: <http://bwrcs.eecs.berkeley.edu/faculty/jan/JansWeb/ewExternalFiles/BrandNewWireless%20-%20AspDac%20-%20Jan%202008.pdf>.
- [202] J. Rabaey, *Low Power Design Essentials*. Springer, 2009.
- [203] J. Rabaey, *The Human Intranet—Where Swarms and Humans Meet*. IEEE Pervasive Computing, 2015.
- [204] J. Rabaey, “Human-centric computing,” *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, vol. 28, no. 1, pp. 3–11, 2019.
- [205] J. Rabaey, *et al.*, *Swarms on a Mission*, 2021. URL: <https://www.janrabaey.com/whitepapers/>.
- [206] J. Rabaey, A. Chandrakasan, and B. Nikolic, *Digital Integrated Circuits—A Systems Perspective*, 2nd edition. Prentice Hall, 2003.
- [207] S. Ramon y Cajal, 1911. URL: https://en.wikipedia.org/wiki/Santiago_Ramon_y_Cajal.
- [208] B. Ranjbar-Sahraei, *et al.*, “Bio-inspired multi-robot systems,” in *Biomimetic Technologies – Principles and Applications*, 2015, Woodhead Publishing Series, pp. 273–299.
- [209] Recurrent Neural Network, 2021. URL: https://en.wikipedia.org/wiki/Recurrent_neural_network.

- [210] A. Reichelt, *We are capable of infinite memory*, 2021. URL: <http://theconversation.com/were-capable-of-infinite-memory-but-where-in-the-brain-is-it-stored-and-what-parts-help-retrieve-it-63386>.
- [211] Reinforcement Learning, 2021. URL: https://en.wikipedia.org/wiki/Reinforcement_learning.
- [212] RENESAS, *What is a wired OR*, 2022. URL: <https://en-support.renesas.com/knowledgeBase/16978550>.
- [213] Reservoir Computing, 2021. URL: https://en.wikipedia.org/wiki/Reservoir_computing.
- [214] P. Restle, *Processor clock generation, distribution, clock sensor/management loops*, 2021. URL: <https://d3smihljt9218e.cloudfront.net/lecture/13727/slideshow/f8a381e6f552e56cab731572f0b7fa0b.pdf>.
- [215] M. Richardson, *How much energy does the brain use?* 2019. URL: <https://www.brainfacts.org/brain-anatomy-and-function/anatomy/2019/how-much-energy-does-the-brain-use-020119>.
- [216] D. Robson, *A brief history of the brain*, 2011. URL: <https://www.newscientist.com/article/mg21128311-800-a-brief-history-of-the-brain/>.
- [217] A. Romero, *A complete overview of GPT-3—the largest neural network ever created*, 2021. URL: <https://towardsdatascience.com/gpt-3-a-complete-overview-190232eb25fd>.
- [218] N. Roquet, A. P. Soleimany, A. C. Ferris, S. Aaronson, and T. K. Lu, “Synthetic recombinase-based state machines in living cells,” *Science*, vol. 353, no. 6297, 2016.
- [219] F. Rosenblatt, *The perceptron—A perceiving and recognizing automaton*, Cornell Aeronautical Laboratory. Report 85-460-1, 1957.
- [220] K. Roy, A. Jaiswal, and P. Panda, “Towards spike-based machine intelligence with neuromorphic computing,” *Nature*, vol. 575, pp. 607–617, 2019.

- [221] J. Ryckaert and E. Beyne, *A 3D technology toolbox in support of system-technology co-optimization*, 2019. URL: <https://www.imec-int.com/en/imec-magazine/imec-magazine-july-2019/a-3d-technology-toolbox-in-support-of-system-technology-co-optimization>.
- [222] A. Safa, A. Bourdoux, I. Ocket, F. Catthoor, and G. G. E. Gielen, *A 2- μ j, 12-class, 91% accuracy spiking neural network approach for radar gesture recognition*, 2021. URL: <https://arxiv.org/pdf/2108.02669.pdf>.
- [223] S. Saha, *et al.*, “Progress in brain computer interface: Challenges and opportunities,” *Frontiers Syst. Neuroscience*, vol. 15, no. 578875, 2021.
- [224] SALK, *Memory capacity of brain is 10 times more than previously thought*, 2016. URL: <https://www.salk.edu/news-release/memory-capacity-of-brain-is-10-times-more-than-previously-thought/>.
- [225] J. Salzer and B. Zalc, *Myelination*, 2016. URL: <https://www.sciencedirect.com/science/article/pii/S0960982216308685>.
- [226] E. Sanchez-Sinencio and A. Andreou, “An information theoretic framework for comparing the bit energy of signal representations at the circuit level,” in *Low Voltage/Low Power Integrated Circuits and Systems: Low-Voltage Mixed-Signal Circuits*, IEEE, 1999, pp. 519–540.
- [227] Sandy Bridge, 2011. URL: https://en.wikipedia.org/wiki/Sandy_Bridge#cite_howpublished-4.
- [228] K. Saraswat, *Scaling of Interconnect*, 2004. URL: <https://web.stanford.edu/class/ee311/NOTES/Interconnect%5C%20Scaling.pdf>.
- [229] R. Sarpeshkar, “Analog versus digital: Extrapolating from electronics to neurobiology,” *Neural Computation*, vol. 10, no. 7, pp. 1601–1638, 1998.
- [230] Scale of the Human Brain, 2021. URL: <https://aiimpacts.org/scale-of-the-human-brain/#easy-foothowpublished-bottom-7-143>.
- [231] D. Scaramuzza, *Event Cameras: Opportunities and the Road Ahead*, 2020. URL: <https://sites.google.com/view/omnicv-cvpr2020/program/keynote-davide-scaramuzza>.

- [232] B. Schrauwen, D. Verstraeten, and J. Van Campenhout, “An overview of reservoir computing: Theory, applications, and implementations,” in *Proceedings of the European Symposium on Artificial Neural Networks ESANN*, pp. 471–482, 2007.
- [233] A. Sebastian, M. Le Gallo, R. Khaddam-Aljameh, and E. Eleftheriou, “Memory devices and application for in-memory computing,” *Nature Nanotechnology*, vol. 15, pp. 529–544, 2020.
- [234] A. Serb, *et al.*, “Memristive synapses connect brain and silicon spiking neurons,” *Nature, Scientific Reports*, vol. 10, no. 2590, 2020.
- [235] J. Shalf, “The future of computing beyond Moore’s Law,” in *Philosophical Transactions of The Royal Society A: Mathematical Physical and Engineering Sciences*, vol. 378, no. 2166, 2020.
- [236] D. Shan, *et al.*, “Resonant clock mega-mesh for the IBM z13TM,” *2015 Symposium on VLSI Circuits (VLSI Circuits)*, pp. C322–C323, 2015.
- [237] N. Shanbhag, N. Verma, Y. Kim, A. Patil, and L. Varshney, “Shannon-inspired statistical computing for the nanoscale era,” *Proceedings of the IEEE*, vol. 107, no. 1, pp. 90–107, 2018.
- [238] Shannon-Hartley Theorem, 2020. URL: https://en.wikipedia.org/wiki/Shannon%E2%80%93Hartley_theorem.
- [239] J. Shonkoff and D. Phillips, *From Neurons to Neighborhoods: The Science of Early Childhood Development (Ch 8)*. National Academies Press, 2000.
- [240] D. Silver, *et al.*, “A general reinforcement learning algorithm that masters chess, shogi, and Go through self-play,” *Science*, vol. 362, no. 6419, pp. 1140–1144, 2018.
- [241] Simultaneous Localization and Mapping, 2021. URL: https://en.wikipedia.org/wiki/Simultaneous_localization_and_mapping.
- [242] Slide Rule, 2021. URL: https://en.wikipedia.org/wiki/Slide_rule.
- [243] B. Son, *et al.*, “A 640×480 dynamic vision sensor with a $9\mu\text{m}$ pixel and 300Meps address-event representation,” *2017 IEEE International Solid-State Circuits Conference (ISSCC)*, pp. 66–67, 2017.
- [244] K. Spalding, *et al.*, “Dynamics of hippocampal neurogenesis in humans,” *Cell*, vol. 153, pp. 1219–1227, 2013.

- [245] M. Spencer, *et al.*, “Demonstration of integrated micro-electro-mechanical relay circuits for VLSI applications,” *IEEE Journal of Solid-State Circuits*, vol. 46, no. 1, pp. 308–320, 2010.
- [246] D. Spicer, *The world’s smallest computer*, 2015. URL: <https://computerhistory.org/blog/the-worlds-smallest-computer/>.
- [247] SRC/SIA, *Decadal Plan for Semiconductors: New compute trajectories for energy efficiency*, 2021. URL: https://www.semiconductors.org/events/webinardecadal-plan-for-semiconductors-new-compute-trajectories-for-energy-efficiency/?utm_campaign=Webinars&utm_medium=email&_hsmi=121781891&_hsenc=p2ANqtz-9hLPmLSlrOILQUQNsRTrFShjrG9IR19xDArvNKhXluAwqWzU_d-Bq47Lrh0_.
- [248] P. Steiner, “Brain fuel utilization in the developing brain,” *Annals of Nutrition and Metabolism*, vol. 75, no. 1, pp. 8–18, 2018.
- [249] N. Stephenson, *Snow Crash*. Bantam Books, 1992.
- [250] P. Sterling and S. Laughlin, *Principles of Neural Design*. London, UK: The MIT Press, 2015.
- [251] D. Stoltz, *Intel Broadwell Architecture Preview*, 2014. URL: http://www.legitreviews.com/intel-broadwell-architecture-preview-intel-core-m-and-broadwell-y_148500/2.
- [252] Stroke, 2021. URL: <https://en.wikipedia.org/wiki/Stroke>.
- [253] A. Sufian, A. Ghosh, A. S. Sadiq, and F. Smarandache, “A survey on deep transfer learning to edge computing for mitigating the COVID-19 pandemic,” *Journal of Systems Architecture*, vol. 108, 2020.
- [254] X. Sun, *et al.*, “Ultra-low precision 4-bit training of deep neural networks,” *NeuroIPS*, vol. 30, 2020.
- [255] Y. E. Sun, *Summarizing CPU and GPU design trends with product data*, 2020. URL: <https://arxiv.org/pdf/1911.11313.pdf>.
- [256] Supervised Learning, 2022. URL: https://en.wikipedia.org/wiki/Supervised_learning.
- [257] D. Sussillo, *et al.*, “A recurrent neural network for closed-loop intracortical brain-machine interface decoders,” *Journal of Neural Engineering*, vol. 9, no. 2, 2012.

- [258] R. Swanson and J. Meindl, “Ion-implanted complementary MOS transistors in low-voltage circuits,” *IEEE Journal of Solid State Circuits*, vol. 7, no. 2, pp. 146–153, 1972.
- [259] Swarm Intelligence, 2021. URL: https://en.wikipedia.org/wiki/Swarm_intelligence.
- [260] G. Tanaka, *et al.*, “Recent advances in physical reservoir computing: A review,” *Neural Network*, vol. 115, pp. 100–123, 2019.
- [261] G. Taylor, *Future of analog design and upcoming challenges in nanometer CMOS*, 2010. URL: https://www.ee.columbia.edu/~kinget/WhyAnalog/new_2013/FutureAnalogDesign_GTaylor_Intel.pdf.
- [262] R. Taylor, *Vision of beauty*, 2011. URL: <https://physicsworld.com/a/vision-of-beauty/>.
- [263] G. Templeton, *How MIT’s new biological ‘computer’ works, and what it could do in the future*, 2016. URL: <https://www.extremetech.com/extreme/232190-how-mits-new-biological-computer-works-and-what-it-could-do-in-the-future>.
- [264] Tensor Processing Unit, 2021. URL: https://en.wikipedia.org/wiki/Tensor_Processing_Unit.
- [265] T. Theis and P. Wong, “The end of Moore’s law: A new beginning for information technology,” *Computing in Science and Engineering*, vol. 19, no. 2, pp. 41–50, 2017.
- [266] Tiny ML, 2022. URL: <https://www.tinyml.org>.
- [267] Transistor Count, 2021. URL: https://en.wikipedia.org/wiki/Transistor_count.
- [268] Ultra-Wideband, 2021. URL: <https://en.wikipedia.org/wiki/Ultra-wideband>.
- [269] Urban Child Institute, *Brain Development: Conception to Age 3*, 2013. URL: <http://www.urbanchildinstitute.org/resources/publications/data-book-2013/brain-development-conception-to-age-3>.
- [270] L. Varshney, B. L. Chen, E. Paniagua, D. H. Hall, and D. B. Chklovskii, “Structural properties of the *c. elegans* neuronal network,” *PLOS Computational Biology*, vol. 7, 2011.

- [271] C. Velazco, *Apple on designing the A14 Bionic for the iPad Air and beyond*, 2020. URL: <https://www.engadget.com/apple-a14-bionic-chipset-closer-look-tim-millet-interview-170002121.html>.
- [272] C. von Bartheld, “Myths and truths about the cellular composition of the human brain,” *Elsevier Journal of Chemical Neuroanatomy*, vol. 93, pp. 2–15, 2018.
- [273] von Neumann Architecture, 2021. URL: https://en.wikipedia.org/wiki/Von_Neumann_architecture.
- [274] J. von Neumann, *First draft of a report on the EDVAC*, 1945. URL: <https://web.archive.org/web/20130314123032/http://qss.stanford.edu/~godfrey/vonNeumann/vnedvac.pdf>.
- [275] J. von Neumann, *Theory of Self-Reproducing Automata*, A. W. Burks, Ed. Urbana, IL: University Illinois Press, 1966.
- [276] J. Walton, *GPU Benchmarks and Hierarchy 2021: Graphics Cards Ranked*, 2021. URL: <https://www.tomshardware.com/reviews/gpu-hierarchy,4388.html>.
- [277] D. Wang, “Deep learning reinvents the hearing aid,” *IEEE Spectrum*, 2016.
- [278] H. Wang, *et al.*, “Brain temperature and its fundamental properties: A review for clinical neuroscientists,” *Frontiers in Neuroscience*, vol. 8, 2014.
- [279] S. Wang, Y. Yin, C. Hu, and P. Rezai, “3D integrated circuit cooling with microfluidics,” *MicroMachines*, vol. 9, p. 287, 2018.
- [280] S. Ward, *Innatera Unveils Neuromorphic AI Chip to Accelerate Spiking Networks*, 2021. URL: <https://www.eetimes.com/innatera-unveils-neuromorphic-ai-chip-to-accelerate-spiking-networks/>.
- [281] S. Ward-Foxton, *Rain Neuromorphics Tapes Out Demo Chip for Analog AI*, 2021. URL: <https://www.eetimes.com/rain-neuromorphics-tapes-out-demo-chip-for-analog-ai/>.
- [282] J. Wawrzynek, *Lecture 26—Faults and Error Correction*, 2013. URL: <https://inst.eecs.berkeley.edu/~cs150/sp13/agenda/lec/lec26-faults.pdf>.
- [283] J. White, J. Rubinstein, and A. Kay, “Channel noise in neurons,” *Trends in Neurosciences*, vol. 23, no. 3, 2000.

- [284] P. Wong, *et al.*, “A density metric for semiconductor technology (point of view),” *Proceedings of the IEEE*, vol. 108, no. 4, pp. 478–482, 2020.
- [285] G. Wright, *et al.*, *Deep physical neural networks enabled by a backpropagation algorithm for arbitrary physical systems*, 2021. URL: <https://arxiv.org/abs/2104.13386>.
- [286] T. Wu, *et al.*, “Brain-inspired computing exploiting carbon nanotube FETs and resistive RAM: Hyperdimensional computing case study,” *2018 IEEE International Solid – State Circuits Conference – (ISSCC)*, pp. 492–494, 2018.
- [287] X. Xu, M. Tan, and B. Corcoran, “11 TOPS photonic convolutional accelerator for optical neural networks,” *Nature*, vol. 589, pp. 44–51, 2021.
- [288] D. Yablonskiy, D. A. Yablonskiy, J. J. H. Ackerman, and M. E. Raichle, “Coupling between changes in human brain temperature and oxidative metabolism during prolonged visual stimulation,” *PNAS*, vol. 97, no. 13, pp. 7603–7608, 2000.
- [289] P. Yang, *et al.*, “Inter/intra-chip optical interconnection network: Opportunities, challenges, and implementations,” *2016 Tenth IEEE/ACM International Symposium on Networks-on-Chip (NOCS)*, pp. 1–8, 2016.
- [290] Y. Yang, P. Ahmadipour, and M. Shanechi, “Modelling and prediction of the dynamic responses of large-scale brain networks during direct electrical stimulation,” *Nature Biomedical Engineering*, vol. 18, no. 3, pp. 324–345, 2021.
- [291] P. Yao, *et al.*, “Face classification using electronic synapses,” *Nature Communications*, vol. 8, pp. 1–8, 2017.
- [292] H. Yoo, “Intelligence on silicon: From DNN accelerators to brain mimicking AI-SoCs,” in *ISSCC*, San Francisco, 2019, pp. 20–26.
- [293] A. Yoon, *Tech Brief: ABCs of New Memory*, 2018. URL: <https://blog.lamresearch.com/tech-brief-abcs-of-new-memory/>.
- [294] F. Yu, J. Shang, Y. Hu, and M. Milford, “NeuroSLAM: A brain-inspired SLAM system for 3D environments,” *Biological Cybernetics*, no. 113, pp. 515–545, 2019.

- [295] S. Yu, *et al.*, “Compute-in-memory chips for deep learning: Recent trends and prospects,” *IEEE Circuits and Systems Magazine*, vol. 21, no. 3, pp. 31–56, 2021.
- [296] C. Yuan and S. Aghaian, *A comprehensive review of binary neural network*, 2021. URL: <https://arxiv.org/abs/2110.06804>.
- [297] X. Yuan, *et al.*, “Versatile live-cell activity analysis platform for characterization of neuronal dynamics at single-cell and network level,” *Nature Communications*, vol. 11, 2020.
- [298] S. Zeldier and M. Krstic, *A Survey About Testing Asynchronous Circuits*. ECCTD. Trondheim, 2015.
- [299] W. Zhang, *et al.*, “Neuro-inspired computing chips,” *Nature*, vol. 3, pp. 371–380, 2020.
- [300] V. Zhirnov, *SRC, 2030 Decadal Plan—Energy*. SRC, 2021.
- [301] F. Zhou and Y. Chai, “Near-sensor and in-sensor computing,” *Nature Electronics*, vol. 3, pp. 664–671, 2020.